This position is in CMSD Korea, which is part of Renesas’ Analog & Connectivity organization. The CMSD R&D team develops and industrializes highly configurable mixed-signal products for a wide range of applications, including but not limited to consumer, communication, computing, data center, industrial, and automotive applications. CMSD team is the pioneer and dominant market leader of the highly successful GreenPAK family of products. This customer configurable product and platform enables customers to differentiate their products, reduces BOM cost and development cost and time. CMSD team is continuously expanding our product portfolio that includes high performance analog IP’s, DC-DC, and FPGA.
- Understand the transistor- and system- level architecture.
- Ensure the performance of the high precision analog block to meet process, voltage, and temperature (PVT) variations.
- Contribute to the high-performance silicon-proven IP development.
- Collaborate with digital engineers on trimming and control for analog circuit.
- Guide to layout engineer to minimize the layout effects.
- Perform hands-on evaluation of IPs to use equipment like multimeter and oscilloscope.
- Collaborate with test engineering to ensure adequate test coverage.
- Analyze the ATE & CHZ data to validate product specification.
- Interface and Support with various teams in design view.
- Participate in root cause analysis of performance and functional issues.
- Modeling of analog and mixed-signal circuits for top-level testbench.
Qualifications
1. M.D. or Ph.D in EE semiconductor design by using CMOS
2. Strong knowledge in design and layout of analog and mixed-signal circuit design and architecture with various blocks such as amplifiers, comparator, bandgap, voltage- and current- generator, oscillator, regulator, data converter, digital logic, etc.
3. Strong background of analog and digital IC design, layout, tools, process, measurement.
4. Strong understanding of Mixed-Signal design flow and Top-Down development methodology for optimizing PPA (Power, Performance, Area)
5. Ability to understand and prove the difference between hand calculation and simulation.
6. Experience with simulation tools (Cadence, Verilog, Python etc.)
7. Experience in semiconductor reliability and failure analysis.
8. Clearly explain the operation of circuits and systems
9. Documenting accurately and clearly analysis & conclusion
10. Strongly self-motivated and open mind with team working skills.
11. Strong English Communication with Design, Characterization, Test Engineering, technical writing team from various countries.
Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.
At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.
We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.
Are you ready to join our team and shape the future with us?
Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.
Skills Required
- M.D. or Ph.D. in electrical engineering with semiconductor design experience using CMOS
- Strong knowledge of analog and mixed-signal circuit design, layout, and architecture
- Experience with analog and digital IC design, layout, tools, process, and measurement
- Strong understanding of mixed-signal design flow and top-down development methodology for optimizing power, performance, and area
- Ability to compare hand calculations with simulation results
- Experience with Cadence, Verilog, and Python simulation tools
- Experience in semiconductor reliability and failure analysis
- Ability to clearly explain circuit and system operation
- Ability to document analysis and conclusions accurately and clearly
- Strong self-motivation, open-mindedness, and teamwork skills
- Strong English communication skills with global design, characterization, test engineering, and technical writing teams
Renesas Electronics Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Renesas Electronics and has not been reviewed or approved by Renesas Electronics.
-
Fair & Transparent Compensation — Feedback suggests pay is generally fair-to-good across many roles, with base pay aligned to prevailing market levels in multiple U.S. locations. Engineering and leadership tracks can be competitive on total compensation, reinforcing a sense that pay can meet market expectations in key job families.
-
Healthcare Strength — Feedback suggests core medical, dental, and vision coverage is solid and well-regarded by employees. Day-one eligibility in U.S. roles is described, supporting confidence in access and continuity of care.
-
Leave & Time Off Breadth — Feedback suggests PTO, paid holidays, sick time, and parental leave provide a comprehensive time-off framework. Company initiatives like Renesas Day and meeting-light Focus Fridays further support time away and balance.
Renesas Electronics Insights
What We Do
We're the world's leading semiconductor manufacturer. Our mission is to make our lives easier and a world that's safer, healthier, greener, and smarter.
