Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. Discover more at www.asteralabs.com.
- Strong academic/technical background in electrical engineering; Bachelor’s is required; Master’s preferred.
- 8+ years of experience supporting or developing complex SoC/silicon products for Server, Storage, and Networking applications.
- 8+ years of hands-on high-speed SI/PI design, simulation, and measurement experience.
- We have a proven track record with defining hardware system constraints and high-speed technology roadmaps.
- Cross-functional design mentality with the silicon design community to develop systems.
- Self-starting, professional, and hands-on work ethic that can execute intense research in a dynamic environment.
- Proven track record solving problems independently, preferably as a tech lead.
- Entrepreneurial, open-minded behavior, and can-do attitude.
- Authorized to work in the US and start immediately.
- Familiar with SI and PI design challenges for high-speed interconnects
- Hardware product design experience in networking, compute, or RF.
- 2D and 3D simulation experience with Cadence/Mentor/Ansys/ADS/etc. toolsets
- EM modeling of connector structures
- High-speed SERDES measurement, channel simulation, and equalization
- Expertise in DDR4/5 memory bus designs
- Expertise in multi-level and NRZ signaling, COM, BER, jitter analysis
- Familiar with VNA, TDR, real-time and sub-sampling oscilloscopes, etc.
- Working knowledge of PCB fabrication limits and trade-offs
- PI experience a bonus.
- Familiar with industry-standard such as IEEE802.3
- Familiarity with PCIe5/6 and CXL specs, especially Electrical Compliance sections
- Working knowledge of key, high-speed design blocks such as PLLs, DFE, Tx EQ
- Experience in system testing, characterization, margin analysis, and optimization of high-speed PCIe/CXL data links over long and short channels
- In-depth understanding of DDR 4/5 protocols and JEDEC Standard. Hands-on experience with DDR4/5 post-silicon electrical validation.
- Proficiency in using high-speed lab equipment such as BERT, Oscilloscope, and VNA
- Strong debugging, analysis, and problem-solving skills with experience leading root cause and correction action teams. An inherent sense of urgency and accountability. Must have the ability to multi-task in a fast-paced environment.
The base salary range is $209,000 - $230,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Similar Jobs
What We Do
Astera Labs Inc., a fabless semiconductor company headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout the data center.
Partnering with leading processor vendors, cloud service providers, seasoned investors, and world-class manufacturing companies, Astera Labs is helping customers remove performance bottlenecks in data-intensive systems that are limiting the true potential of applications such as artificial intelligence and machine learning.
The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable robust CXL, PCIe, and Ethernet connectivity.
