Senior Silicon Engineer

Posted Yesterday
Be an Early Applicant
4 Locations
In-Office
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
The Role
Lead static timing and physical design validation for digital and mixed-signal blocks, collaborate with RTL/PD/mixed-signal/DFT/CAD teams, run and debug PD flows and timing reports, drive timing closure and PPA trade-offs, and contribute to automation and flow improvements using data-driven mitigations.
Summary Generated by Built In
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.


As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Interface IP Team team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

We are looking for a Senior Silicon Engineer  to join the team.


#SCHIE


Responsibilities

Lead the capture and validation of design intent for digital and mixed-signal blocks, ensuring accurate constraints and seamless integration across front-end and physical design flows.

· Provide static timing leadership for mixed-signal interfaces, driving timing closure, exception quality, and correlation across MMMC corners.

· Partner closely with RTL, PD, mixed-signal, DFT, and CAD teams to resolve cross-domain issues and maintain alignment on timing, power, and functional requirements.

· Run, review and debug physical design flows, timing reports, ensuring consistency with synthesis and STA assumptions and driving convergence through targeted mitigations.

· Contribute to design automation including leveraging AI, constraint-checking, and flow improvements that enhance execution efficiency and PPA.

· Operate with limited direction, demonstrating strong ownership, attention to detail, and the ability to communicate clear, data-driven status, risks, and mitigation plans to program leadership.


Qualifications

Required Qualifications:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
    • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
    • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
    • OR equivalent experience.  

Preferred Qualifications:

· 8+ years of experience in RTL design and design checks (CDC/RDC/VCLP/LINT)

· 8+ years of experience in Synthesis, Timing constraints and Power Performance Area (PPA) trade-offs

· Proficiency in RTL to Physical Design collateral development including timing and synthesis constraints

· Experience with industry tools for synthesis, STA, and PD flows (e.g., PrimeTime, Genus/DC, Innovus/ICC2)

· Proficiency in recent synthesis tool capabilities and methods for QoR improvement

· Proficiency in static timing analysis

· Familiarity with RTL and gate-level power analysis/optimization, UPF, and power-intent verification

· Experience with the project-level setup and configuration of 1 or more of the tools related to above disciplines

· Proficiency in translating physical design results into feedback for flow or RTL improvement

· Proficiency in Tcl, Python

Knowledge of full RTL2GDS flow

Other Requirements: Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.  


Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Skills Required

  • Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field (PhD+1yr OR MS+4yrs OR BS+5yrs) or equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements and pass the Microsoft Cloud Background Check.
  • Provide proof of citizenship or US residency (passport or applicable documents) for assessment of eligibility to access export-controlled information.
  • 8+ years experience in RTL design and design checks (CDC/RDC/VCLP/LINT).
  • 8+ years experience in synthesis, timing constraints, and Power Performance Area (PPA) trade-offs.
  • Proficiency in RTL-to-Physical Design collateral development including timing and synthesis constraints.
  • Experience with industry tools for synthesis, STA, and PD flows (e.g., PrimeTime, Genus/DC, Innovus/ICC2).
  • Proficiency in recent synthesis tool capabilities and methods for QoR improvement.
  • Proficiency in static timing analysis.
  • Familiarity with RTL and gate-level power analysis/optimization, UPF, and power-intent verification.
  • Experience with project-level setup and configuration of related EDA tools.
  • Proficiency in translating physical design results into feedback for flow or RTL improvement.
  • Proficiency in Tcl and Python.
  • Knowledge of full RTL2GDS flow.

Microsoft Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Microsoft and has not been reviewed or approved by Microsoft.

  • Fair & Transparent Compensation Pay is presented as broadly competitive overall, with clear role/level/location variation and an emphasis on using posted ranges and band information for apples-to-apples comparisons.
  • Retirement Support Retirement benefits are described as a standout, highlighted by a strong 401(k) match structure and immediate vesting, plus additional plan features for tax-advantaged saving.
  • Parental & Family Support Family-oriented benefits are portrayed as a meaningful strength, with substantial paid parental leave and added supports like back-up care and adoption/surrogacy assistance.

Microsoft Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Redmond, WA
206,870 Employees
Year Founded: 1975

What We Do

At Microsoft, our mission is to empower every person and every organization on the planet to achieve more. Our mission is grounded in both the world in which we live and the future we strive to create. Today, we live in a mobile-first, cloud-first world, and the transformation we are driving across our businesses is designed to enable Microsoft and our customers to thrive in this world.

Similar Jobs

Microsoft Logo Microsoft

Senior Silicon Engineer

Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
In-Office
7 Locations
206870 Employees
120K-261K Annually

Microsoft Logo Microsoft

Test Engineer

Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
In-Office
4 Locations
206870 Employees
120K-261K Annually
In-Office
Austin, TX, USA
8879 Employees
In-Office or Remote
10 Locations
10001 Employees
230K-323K Annually

Similar Companies Hiring

Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
42 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account