Senior Digital Engineer

Posted 4 Days Ago
Be an Early Applicant
Sydney, New South Wales, AUS
In-Office
Senior level
Internet of Things • Semiconductor • Manufacturing
The Role
Lead RTL and microarchitecture development using SystemVerilog and Chisel for SoC/digital subsystems, drive verification and power-aware flows (UPF/CPF, CDC/RDC, GLS, FPGA), integrate mixed-signal IP, support synthesis/P&R/tapeout, apply low-power techniques, adopt AI tools to accelerate design/verification, coordinate cross-functional teams, and mentor junior engineers to deliver complex chip projects on schedule.
Summary Generated by Built In

Morse Micro is at the forefront of next-generation Wi-Fi technology, delivering breakthrough solutions that redefine wireless connectivity. Our innovative products are designed to meet the demands of the rapidly evolving market, providing superior performance and reliability.

Do you want to play a key role in building next generation Wi-Fi chips that will truly enable the Internet of Things (IoT)? Keen to make a real difference in a VC-backed high-growth company while working in a dynamic & fun environment? Then join Morse Micro, Australia’s largest fabless semiconductor company!
We welcome applications from overseas candidates, with relocation and visa support available for the successful applicant.

Your responsibilities would include:

  • Deliver SystemVerilog and Chisel RTL across chip, subsystem, and block levels, meeting PPA targets.

  • Own microarchitecture and design specifications for chip-, subsystem-, and block-level digital logic.

  • Drive verification strategy and test plan closure (RTL sims, GLS, X-prop, CDC/RDC, lint, FPGA emulation) through our phase-gate methodology.

  • Derive product, subsystem, and block-level feature and performance requirements by studying competitor parts, tracking state of the art in low-power wireless/IoT SoCs, and translating market direction into technical specifications.

  • Enhance and maintain our digital design and verification infrastructure.

  • Architect clocking, reset, and power domains; author and close UPF/CPF power intent through to GLS and PA simulation.

  • Apply low-power techniques (clock gating, power gating, retention, isolation) appropriate to battery- and energy-harvesting IoT applications.

  • Integrate mixed-signal IP (ADPLL, PHY, pads, analog macros) and own the digital/analog interface contract.

  • Partner with firmware and PHY/MAC teams on register interfaces, programming models, interrupts, and boot sequences to enable efficient HW/SW co-design.

  • Take on chip-lead duties: drive system verification, synthesis QoR, P&R support, gate-level netlist and power-aware sims, ECO and LEC closure, and tapeout checklist completion.

  • Coordinate across analog, layout, PnR, DFT, and SW teams to hit major project milestones.

  • Use AI coding assistants and agents fluently across RTL, verification, scripting, and documentation tasks, with sound judgement on where they accelerate work and where they need close review.

  • Identify opportunities to apply AI to our design and verification flows — spec analysis, test generation, debug, code review, infrastructure automation — and drive their adoption across the team.

  • Deliver large, complex projects on schedule with multiple concurrent spins.

  • Mentor junior team members and uphold design quality through reviews, coding standards, and methodology improvements.

Essential skills (you must have):

  • Bsc/MSc/Phd in Electrical / Electronics / Communication Engineering or Computer Science

  • 5+ years experience as a Senior Digital Engineer

  • Proven experience in the development of complex digital blocks, subsystems, or SoC architectures

  • Strong understanding of digital design fundamentals, RTL design methodologies, synthesis flows, and ECO implementation/debug

  • Solid expertise in Verilog/SystemVerilog, digital verification methodologies, C programming, and CDC/RDC analysis

  • Proficiency in scripting and automation using Python, Tcl, Shell, Makefiles, or similar languages/tools

  • Experience with design automation and infrastructure development is highly desirable.

  • Knowledge of low-power design techniques, including clock gating, power domains, power gating, retention, and isolation, is a plus

  • Familiarity with embedded systems, bus or processor architectures is an advantage

  • Excellent verbal and written communication skills

  • Proven to work constructively within your team and among other groups

  • Strong analytical and problem-solving skills

  • A determination to deliver even when subject to time pressures

  • A hands-on, practical attitude

What we offer:

  • Competitive salary + excellent stock option package

  • Performance Bonus opportunity

  • Income protection Insurance

  • Healthy work environment with sit/stand desks and large screens

  • Lots of snacks & drinks, including barista coffee, Friday team lunches & some of the world’s best beers

  • Flexible working hours

  • Work from home policy

  • Community & social groups and much more

  • Join a high performing, inclusive company where you can make a real impact

Who we are:

Morse Micro is Australia’s largest semiconductor company building Wi-Fi HaLow (802.11ah) chips for the Internet of Things (IoT). We are a team of wireless experts that love to work hard, innovate & invent. Together, we are building the world’s lowest power Wi-Fi technology that will enable billions of IoT devices to connect securely to the internet. We are a global team with offices in Sydney, Picton & Melbourne (Australia), Irvine & San Jose (USA), Bangalore (India), Cambridge (UK), Hangzhou & Shenzen (China), Taipei (Taiwan) and Tokyo (Japan).

Skills Required

  • BSc/MSc/PhD in Electrical, Electronics, Communication Engineering or Computer Science
  • 5+ years experience as a Senior Digital Engineer
  • Proven experience in development of complex digital blocks, subsystems, or SoC architectures
  • Strong understanding of digital design fundamentals, RTL design methodologies, synthesis flows, and ECO implementation/debug
  • Solid expertise in Verilog/SystemVerilog and digital verification methodologies
  • Experience with CDC/RDC analysis and gate-level (GLS) simulations
  • Proficiency in C programming
  • Proficiency in scripting and automation using Python, Tcl, Shell, Makefiles or similar
  • Experience with design automation and infrastructure development
  • Knowledge of low-power design techniques (clock gating, power gating, retention, isolation, power domains, UPF/CPF)
  • Familiarity with embedded systems, bus or processor architectures
  • Ability to integrate mixed-signal IP (ADPLL, PHY) and own digital/analog interface contracts
  • Experience driving system verification, synthesis QoR, P&R support, ECO and LEC closure, and tapeout checklist completion
  • Experience coordinating across analog, layout, PnR, DFT, and software teams
  • Use AI coding assistants and agents fluently across RTL, verification, scripting, and documentation tasks
  • Excellent verbal and written communication skills
  • Proven ability to work constructively within your team and among other groups
  • Strong analytical and problem-solving skills
  • Determination to deliver under time pressures and a hands-on practical attitude
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Sydney
162 Employees
Year Founded: 2016

What We Do

Morse Micro is a fast-growing fabless semiconductor company developing Wi-Fi HaLow solutions for the Internet of Things (IoT) market that can reach 10x the range of conventional Wi-Fi technology and last many years on a single battery. The company was founded by Wi-Fi pioneers and innovators, Michael De Nil and Andrew Terry, joined by the original Wi-Fi inventor Prof. Neil Weste and wireless industry veterans, whose teams designed Wi-Fi chips into billions of smartphones. Headquartered in Australia with offices in China, India and the U.S., Morse Micro’s strong and diverse system team, portfolio of IP and patents, enables Wi-Fi HaLow connectivity across the complete IoT ecosystem, from surveillance systems and access control to industrial automation and mobile devices, allowing connected devices to reach farther

Similar Jobs

AMP (amp.com.au) Logo AMP (amp.com.au)

Senior Digital Engineer

Fintech • Software • Financial Services
In-Office
Sydney, New South Wales, AUS
4927 Employees

Atlassian Logo Atlassian

Sales Executive

Cloud • Information Technology • Productivity • Security • Software • App development • Automation
In-Office
Sydney, New South Wales, AUS
11000 Employees

Atlassian Logo Atlassian

Account Executive

Cloud • Information Technology • Productivity • Security • Software • App development • Automation
In-Office
Sydney, New South Wales, AUS
11000 Employees

Atlassian Logo Atlassian

Account Executive

Cloud • Information Technology • Productivity • Security • Software • App development • Automation
In-Office or Remote
Sydney, New South Wales, AUS
11000 Employees

Similar Companies Hiring

Blissway Thumbnail
Computer Vision • Fintech • Hardware • Internet of Things • Machine Learning • Software • Transportation
Denver, CO
24 Employees
Fortune Brands Innovations Thumbnail
Manufacturing
Deerfield, IL
10000 Employees
Amalgamated Sugar Thumbnail
Food • Greentech • Agriculture • Industrial • Manufacturing
Boise, Idaho
768 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account