The Opportunity
For nearly a decade, Intel's Neuromorphic Computing Lab-together with a global ecosystem of 250+ research groups-has explored architectures, algorithms, and software inspired by the brain's extraordinary efficiency, scalability, and adaptability. Our Loihi series of research chips pioneered event-driven, sparse, and massively parallel neuro-inspired processing, fueling over 100 peer-reviewed publications that validate the promise of this novel approach.
Now, we're entering an exciting new chapter: transforming these breakthroughs into real-world products that will power the coming era of physical AI systems-beyond the reach of GPUs and mainstream AI accelerators.
If you are passionate about pushing the boundaries of computing, from transistor-level innovation to software abstractions, join us. Help define the next wave of AI technology that harnesses the proven advantages of Intel's neuromorphic computing technology with the versatility demanded by modern AI workloads.
Position Overview
We are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the intersection of advanced semiconductor technologies, physical AI and next-generation computing architectures. As a member of Intel's neuromorphic silicon team, you will develop and scale verification methodologies spanning software, RTL, and emulation platforms to validate these novel architectures.
This role requires a full-stack verification mindset. You will create application-driven workloads using high-level software APIs while also developing robust HDL-based verification environments that ensure correctness at the lowest levels of hardware implementation. Working closely with architecture, design, and software teams, you will help drive verification strategies that enable first-pass silicon success.
An openness to learning new technologies and methodologies, such as asynchronous design techniques and AI-driven verification automation, is essential.
Responsibilities
• Mapping application-level requirements to unit- and system-level test plans.
• Write Python-based directed and random tests for design partitions and chip-level.
• Running regressions, debugging test failures, tracking coverage and working with designers to fix failures and improve coverage.
• Maintaining assertions, scoreboards and any tools/flows that are developed.
• Integrating VIPs and coordinating with IP teams to ensure protocol requirements are met.
Minimum qualifications
• Bachelors and 5+ years OR Masters and 3+ years of silicon engineering experience.
• 3+ years of pre-silicon verification or post-silicon validation experience in SoC accelerators or custom ASIC designs.
• 3+ years of experience in UVM and constrained random verification methods.
• 2+ years of experience developing the entire verification stack from test planning to execution, e.g. covering test development, coverage tracking, emulation, and post-silicon.
• 1+ year of experience using AI tools for test generation, debugging and improving overall productivity.
Preferred qualifications
• Experienced in neuromorphic computing or AI/ML accelerator design.
• Experience with commercial Verification IPs for standard IO interfaces, PHYs, and protocols such as Ethernet, PCIE, MACsec/IPsec, RoCEv2, MIPI CSI-2, JESD204.
• Experience with DFX, low power and UPF verification techniques.
Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, Oregon, HillsboroAdditional Locations:US, Arizona, Phoenix, US, California, Folsom, US, California, Santa Clara, US, Texas, AustinPosting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Skills Required
- Bachelor’s degree and 5+ years of silicon engineering experience, or Master’s degree and 3+ years of silicon engineering experience
- 3+ years of pre-silicon verification or post-silicon validation experience in SoC accelerators or custom ASIC designs
- 3+ years of experience with UVM and constrained-random verification methods
- 2+ years of experience developing the full verification stack from test planning through execution, including test development, coverage tracking, emulation, and post-silicon activities
- 1+ year of experience using AI tools for test generation, debugging, and productivity improvement
- Experience in neuromorphic computing or AI/ML accelerator design
- Experience with commercial Verification IPs for standard I/O interfaces, PHYs, and protocols including Ethernet, PCIe, MACsec/IPsec, RoCEv2, MIPI CSI-2, or JESD204
- Experience with DFX, low-power, and UPF verification techniques
Intel Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Intel and has not been reviewed or approved by Intel.
-
Leave & Time Off Breadth — Sabbaticals and paid time off are highlighted as signature elements, with an established program offering four weeks after four years or eight weeks after seven years. This distinctive time off is positioned as a meaningful part of the overall package.
-
Parental & Family Support — Paid bonding leave of 12 weeks and a New Parent Reintegration program, plus fertility benefits around $40,000 and up to $15,000 adoption reimbursement with no lifetime cap, are clearly stated. These programs are presented as standout components alongside broader family support resources.
-
Healthcare Strength — Multiple medical plan options with 2026 updates, a shift to Spring Health for EAP, and in‑network virtual medical visits covered at 100% beginning in 2026 indicate a comprehensive offering. These features signal an emphasis on robust medical access and mental health support.
Intel Insights
What We Do
Our mission is to shape the future of technology to help create a better future for the entire world, that’s the power of Intel Inside. With more ingenuity and creativity inside, our work is at the heart of countless innovations. From major breakthroughs to things that make everyday life better— they’re all powered by Intel technology. With a career at Intel, you can help make the future more wonderful for everyone.
