Senior CMOS IC Layout Engineer

About Claros 

Claros innovates at the intersection of power and compute. We build advanced power management solutions that improve AI compute capacity, efficiency and reliability. Claros is an early-stage startup company located in Torrance, CA. If you are looking for challenging work and a strong technical environment with the collaborative & supportive culture, then Claros Tech is the company for you. We offer industry the best competitive pay & benefits and early-stage stock options. 

Location: Minimum of 3 days a week in the office in Torrance, CA. This is a hybrid position. 

About the Team: 

We are open-minded, fast paced, problem solvers that value open dialogue and candor. Our passion is to challenge the status-quo and we embrace transformational thinking.  Our response is never “no, but….” instead “yes, if….”.  We are mindful of our personal and organizational blinders and try to build an environment where are team members are At Their Best. 

Description 

Claros Technologies is seeking highly skilled, self-motivated Senior Analog IC Layout Engineer to contribute to the evolution of Analog/Mixed-Signal (AMS) circuits, covering PMICs (Voltage Regulators, LDO’s, DC-DC Buck Converters), ADC/DAC, PLL etc. As a Senior IC Layout Engineer, you'll play a crucial role in translating design concepts into silicon, collaborating closely with circuit designers, and leveraging sophisticated tools.   

This role will report to the VP of Engineering. 

Responsibilities: 
As a Senior Layout Engineers, your responsibilities include crafting layouts for mixed-signal and analog circuits, top-level IC floor planning, chip integration, mask preparation, and collaborate with fellow team members on continuous improvement opportunities in the flow, layout techniques, and design methodologies. 

• Work closely with circuit designers to complete the physical layout and verification of high-performance analog/mixed-signal CMOS Integrated Circuits using Cadence Virtuoso XL Layout and PVS Verification tools in cutting-edge process technologies (55nm down to 12nm (FinFET). 
• Use problem solving skills, experience, and creativity to layout circuits that meet size, schedule, and performance specifications. 
• Interpretation of LVS, DRC, and ERC reports is key to finding the fastest way to complete the layout, exceeding engineering specifications and expectations. Run physical design verification tools to debug, improve, and verify layout blocks.
• Collaborate with fellow team members on continuous improvement opportunities in the flow, layout techniques, and design methodologies.  

Required Qualifications: 

• Associates or higher degree with 8+ years of relevant experience in Electronic/IC layout CAD specialization or related program. Demonstrated working Silicon in BCD and advanced CMOS technologies. 
• Experience in the layout of ADCs, DACs, PLLs, LDOs, Bandgaps, Switch caps, DC-DC Buck Converters. 
• Strong understanding of Analog circuit layout fundamentals and best practices.  
  • Device matching 
  • Routing flow and shielding for analog signals, logic signals, biases, clocks 
  • Area estimation 
  • Power flow 
  • Signal flow 
  • ESD electrical and spacing requirements 
• Experience in leading the tape-out process and working with the foundry for mask making. 
• Experience creating an IC floor plan for a mixed-signal ICs. 
• Must be knowledgeable with CAD tools like Cadence Virtuoso XL, PVS/Calibre. 
• Proficient at debugging/fixing LVS/DRC errors. 
• Experience in providing Bond diagrams for IC packaging. 

Preferred Qualifications 

• 2+ years’ experience in IC layout design in FinFET technology node. 
• Solid understanding of semiconductor manufacturing process and DFM techniques. 
• Experience with synthesis/advanced place & route tools (Innovus). 
• Experience is doing IR drop analysis (knowledge in using Cadence tool VOLTUS). 
• Understanding of thermal considerations, latchup, ESD, noise, substrate injection, parasitic extractions and optimized power routing. 
• Must be familiar with Cadence Design Environment (CDE) and Unix OS. 
• Programming knowledge in SKILL is a plus. 
• Must have strong communication skills and be a team player. 
• Ability to effectively prioritize and execute tasks in a high-pressure environment. 

Benefits: 

• Career track opportunity with potential for rapid advancement with strong performance as the firm grows.  
• 100% employer paid, comprehensive health care including medical, dental, and vision for you and your family.  
• Paid maternity and paternity for 14 weeks at employees' normal pay.  
• Unlimited PTO, with management approval.  
• Opportunities for professional development and continued learning.  
• Optional 401K, FSA, and equity incentives available. 

Salary Range: $150,000-$200,000. This represents the typical salary range for this position based on experience, skills, and other factors. 

#LI-RCP