NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading GPUs and SoCs. This position offers the opportunity to have real impact in a dynamic, technology-focused company spanning product lines from consumer graphics to datacenter platforms, self-driving cars, and the growing field of artificial intelligence. NVIDIA is a learning machine that constantly evolves by adapting to new opportunities that are hard to pursue, that only we can take on, and that matter to the world.
As a member of the NVLink ASIC Design team, you will work with a worldwide team of architects and engineers dedicated to building high-speed chip-to-chip communication and high-performance, low-power GPU and interconnect subsystems. You will work closely with architects, design engineers, verification engineers, and physical design engineers to contribute to the design and development of next-generation NVLink protocol and GPU subsystem logic, delivering functional, performant, and physically implementable designs.
What you'll be doing:
Engage in and support the design and development of NVIDIA’s next-generation NVLink protocol and GPU subsystem logic.
Contribute to micro-architecture development and document specifications of GPU and interconnect sub-systems.
Implement in RTL and debug while collaborating with the verification team to ensure that the design is functional and performant.
Apply logic design skills to optimize and meet performance and power goals.
Deliver a synthesis/timing clean design while collaborating with the physical design team to ensure a routable and physically implementable solution.
Support hardware engineering activities including chip floor plan, power/clock distribution, chip assembly, timing closure, power and noise analysis, and back-end verification.
Develop flows and tools as necessary in support of design activities.
What we need to see:
A Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience and 5+ years of industry experience.
Solid practical understanding of Verilog and/or SystemVerilog.
Relevant project experience in micro-architecture and RTL development of complex designs.
Exposure to computer architecture and digital systems designs.
Highly proficient in logic development, Verilog and/or SystemVerilog, with an understanding of physical implementation and VLSI.
Strength in scripting languages such as Perl or Python.
Strong collaboration and communication skills.
Ways to stand out from the crowd:
Background with low-power build methodologies.
Experience with high-speed build methodologies.
Proven track record of successfully implementing complex designs.
With competitive salaries and a generous benefits package, NVIDIA is widely considered one of the technology world’s most desirable employers. We employ some of the most forward-thinking and hardworking people in the world. If you are creative, autonomous, and passionate about crafting high-performance, low-power silicon, we want to hear from you!
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.Skills Required
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience
- 5+ years of industry experience
- Practical understanding of Verilog and/or SystemVerilog
- Relevant project experience in micro-architecture and RTL development of complex designs
- Exposure to computer architecture and digital systems design
- Proficiency in logic development and understanding of physical implementation and VLSI
- Strength in scripting languages such as Perl or Python
- Strong collaboration and communication skills
- Background with low-power build methodologies
- Experience with high-speed build methodologies
- Proven track record of successfully implementing complex designs
NVIDIA Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about NVIDIA and has not been reviewed or approved by NVIDIA.
-
Equity Value & Accessibility — Equity awards and a discounted ESPP are highlighted as core parts of total compensation, enabling employees to share in the company’s success. Stock-based compensation and the two-year lookback ESPP are consistently described as especially valuable.
-
Healthcare Strength — Health coverage is portrayed as robust, with comprehensive medical, dental, and vision options alongside mental health support and on-site care resources. Employer HSA contributions and wellness perks reinforce the depth of the offering.
-
Retirement Support — Retirement programs are depicted as strong, featuring a meaningful 401(k) match with Roth options and support for Mega Backdoor Roth contributions. These elements position long-term savings as a notable advantage of the total rewards package.
NVIDIA Insights
What We Do
NVIDIA’s invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing — with the GPU acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. Today, NVIDIA is increasingly known as “the AI computing company.”







