Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe®, CXL®, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable. Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable. Discover how we are transforming modern data-driven applications at www.asteralabs.com.
Job Description:
As the Advanced Design Verification Engineer, you will lead next-generation ASIC infrastructure initiatives, including the development of tools and infrastructure targeting efficiency and reuse spanning DV, Emulation, pre, and post-silicon.
Basic Qualifications:
- Strong Academic and technical background in computer / electrical engineering. MS in EE or Computer Engineering is preferred.
- 5+ Years of related experience supporting or developing complex SoC/silicon products for Server, Storage or Networking applications.
- Professional attitude with the ability to prioritize a dynamic list of multiple tasks and to work with minimal guidance and supervision.
- Entrepreneurial, open-minded behavior and can-do attitude. Think and act fast with the customer in mind!
- Authorized to work in the US and start immediately.
Required Qualifications:
- Experience in ASIC Emulation and/or Design Verification.
- Experience with simulation and emulation platforms with domain expertise in high-speed protocols.
- Experience working with PLI/DPI and other emulation interfaces.
- Experience in programming and scripting languages (like Perl/python/C/C++).
- Experience in a role requiring interaction with senior leadership (e.g., Director level and above).
- Experience with high-speed protocols like PCIe/CXL.
- Experience in developing platform-agnostic transaction wrappers in C/C++ for protocols like PCIe/CXL/DDR.
- Currently based locally or open to relocation.
The base salary range is $120,000.00 USD - $170,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Top Skills
What We Do
Astera Labs Inc., a fabless semiconductor company headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout the data center.
Partnering with leading processor vendors, cloud service providers, seasoned investors, and world-class manufacturing companies, Astera Labs is helping customers remove performance bottlenecks in data-intensive systems that are limiting the true potential of applications such as artificial intelligence and machine learning.
The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable robust CXL, PCIe, and Ethernet connectivity.
