Position Overview
We are seeking experienced RTL designers to help define and implement our industry-leading Networking ASIC’s. If you're a highly motivated self-starter eager to solve real-world problems, this is a unique opportunity to shape the future of AI Networking. As part of the Design Group, you will be responsible for defining, specifying, architecting, executing, and productizing cutting-edge Networking chips.
Responsibilities
· Packet buffering, queuing, and scheduling: Work on micro architecture and design implementation of high-speed networking ASIC’s, focusing on latency optimization and quality of service (QoS) support. Prior experience with on-chip memory subsystem and scheduling/arbitration design.
· Implementation and Testing: Implement designs on ASIC platforms, ensuring compliance with industry standards and performance benchmarks. Work with the verification team to conduct thorough testing and validation to ensure functionality and reliability.
· Performance Optimization: Analyze and optimize pipelining architectures to improve performance metrics.
· Protocol Support: Provide support for various networking protocols such as Ethernet and IP protocols, and high-speed interconnects such as UCIe.
· Troubleshooting and Debugging: Investigate and resolve complex issues related to packet queuing, working closely with cross-functional teams, including system architects, hardware engineers, and firmware developers.
Qualifications
ME/BE with a minimum of 8-15 years of experience.
Hands-on knowledge of System Verilog and Verilog is mandatory.
Solid understanding of ASIC design methodologies, including simulation, verification, synthesis, and timing adjustments.
Proven expertise in designing and optimizing scheduling and QoS mechanisms.
Experience with Ethernet and IP protocols.
Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues.
Excellent verbal and written communication skills, with the ability to collaborate effectively in a team environment and present technical information to diverse audiences
Skills Required
- ME/BE degree with 8-15 years of experience
- Hands-on knowledge of System Verilog and Verilog
- Solid understanding of ASIC design methodologies including simulation, verification, synthesis, and timing adjustments
- Proven expertise in designing and optimizing scheduling and QoS mechanisms
- Experience with Ethernet and IP protocols
- Experience with on-chip memory subsystem and scheduling/arbitration design
- Familiarity with high-speed interconnects such as UCIe
- Strong analytical and problem-solving abilities and meticulous debugging skills
- Excellent verbal and written communication skills
What We Do
Hudson Information Technology and Manpower Services, part of The Hudson Group, is a global workforce solutions and software services partner founded in 2019. The company combines HudsonIT Consultancy Ltd, which provides enterprise software and technology consulting, with Hudson Manpower Inc, which specializes in comprehensive technical recruitment across various sectors, including Oil & Gas, IT, and Hospitality.
.jpg)
.png)
