Principal Silicon Engineer

Reposted Yesterday
Be an Early Applicant
Hiring Remotely in IN
Remote
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
The Role
Lead full-chip and package integration for DPU ASICs from early planning through tapeout signoff. Drive die/floorplanning, C4/microbump and RDL optimization, power domain management, vendor collaboration, integration milestones, and resolve power/integration issues across teams.
Summary Generated by Built In
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate, high-energy engineers to help achieve that mission.

The Data Processing Unit (DPU) team brings together state-of-the-art software and hardware expertise to create a highly programmable and high-performance ASIC with the capability to efficiently handle large data streams. Thanks to its integrated design, this solution empowers teams to operate with increased agility and deliver significantly superior performance compared to CPU-based alternatives 

We’re seeking a Full-chip Integration experience professionals with solid understanding of C4/package interfaces, chip finishing, and RDL & power delivery. As part of our DPU silicon team, you’ll take on the challenge of driving our fullchip integration execution from early design exploration to signoff.  You’ll work across teams to define, develop, and drive all aspects of power & signal planning, RDL optimization, and packaging interface.  We’re working on some of the most exciting silicon projects in Microsoft, and you will help us drive our vision.


Responsibilities
  • Take ownership and responsibility for our fullchip/package integration
  • Take an active role in early-phase design planning with die size planning, floorplanning, C4/microbump development, and RDL insertion & optimization
  • Develop, enhance, and maintain full-chip integration methodologies; collaborate with vendors and partners to align workflows with industry practices, address tool-related issues, and improve the reliability and efficiency of full-chip finishing and integration processes.
  • Define & drive to integration milestones across project phases; manage interaction and integration with package team & vendors to ensure continuity of entire system design
  • Manage multiple power domains & islands, ensuring correctness and robustness of the design
  • Ensure a convergent integration process and drive package closure through all phases including final signoff for tapeout
  • Work across teams to identify and resolve power delivery issues, integration issues, etc; provide guidance for floorplan adjustments to address power integrity issues and continuity of the package and board design

Qualifications

Required qualifications:

  • Bachelor’s degree in computer engineering, electrical engineering, or related field
  • 7+ years of physical design experience with focus on C4 integration & chip finishing
  • Experience with ASIC design tools (e.g., DC, ICC2/Fusion-Compiler, PrimeTime) & Physical Verification tools (e.g., Calibre)

Preferred qualifications:

  • 10+ years of hands-on physical design experience with focus on C4/RDL integration, chip finishing, and signoff
  • Deep expertise in power planning, C4/microbump deployment and chip/package interfaces
  • Proficiency in flow automation, scripting (TCL/Perl) & tool debug
  • Ability to develop & maintain package signoff checklists, to track and report fullchip integration progress through all design phases, and successfully execute chip closure on schedule
  • Demonstrated tapeout experience in TSMC 5nm process or below

This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Skills Required

  • Bachelor's degree in computer engineering, electrical engineering, or related field
  • 7+ years of physical design experience with focus on C4 integration and chip finishing
  • Experience with ASIC design tools (e.g., DC, ICC2/Fusion-Compiler, PrimeTime) and physical verification tools (e.g., Calibre)
  • 10+ years hands-on physical design experience with focus on C4/RDL integration, chip finishing, and signoff
  • Deep expertise in power planning, C4/microbump deployment and chip/package interfaces
  • Proficiency in flow automation and scripting (TCL/Perl) and tool debug
  • Ability to develop and maintain package signoff checklists and track fullchip integration progress
  • Demonstrated tapeout experience in TSMC 5nm process or below

Microsoft Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Microsoft and has not been reviewed or approved by Microsoft.

  • Fair & Transparent Compensation Pay is presented as broadly competitive overall, with clear role/level/location variation and an emphasis on using posted ranges and band information for apples-to-apples comparisons.
  • Retirement Support Retirement benefits are described as a standout, highlighted by a strong 401(k) match structure and immediate vesting, plus additional plan features for tax-advantaged saving.
  • Parental & Family Support Family-oriented benefits are portrayed as a meaningful strength, with substantial paid parental leave and added supports like back-up care and adoption/surrogacy assistance.

Microsoft Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Redmond, WA
206,870 Employees
Year Founded: 1975

What We Do

At Microsoft, our mission is to empower every person and every organization on the planet to achieve more. Our mission is grounded in both the world in which we live and the future we strive to create. Today, we live in a mobile-first, cloud-first world, and the transformation we are driving across our businesses is designed to enable Microsoft and our customers to thrive in this world.

Similar Jobs

Mondelēz International Logo Mondelēz International

Data Scientist

Big Data • Food • Hardware • Machine Learning • Retail • Automation • Manufacturing
Remote or Hybrid
India
90000 Employees

Coinbase Logo Coinbase

Senior Product Manager

Artificial Intelligence • Blockchain • Fintech • Financial Services • Cryptocurrency • NFT • Web3
Easy Apply
Remote
India
4700 Employees
7M-7M Annually

Atlassian Logo Atlassian

Account Executive

Cloud • Information Technology • Productivity • Security • Software • App development • Automation
In-Office or Remote
Bengaluru, Bengaluru Urban, Karnataka, IND
11000 Employees

Micron Technology Logo Micron Technology

Test Technician 1

Artificial Intelligence • Hardware • Information Technology • Machine Learning
Remote
Gujarat, IND
45000 Employees

Similar Companies Hiring

Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
42 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account