Principal Engineer - STA

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.  

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions.  Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. 

Are you ready?  

To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.

Job Description:

Responsibilities:

• Drive the timing convergence of high performance designs from architecture spec to signoff timing analysis working closely with RTL and physical design teams

• Contribute towards the timing methodology development for reliable pre-silicon to post-silicon correlation

• Develop the timing analysis infrastructure to enable detailed tracking of timing convergence,  improve productivity of physical design team, and identify across the board optimizations 

Requirements:

• Experience in Static Timing Analysis with multiple tape outs in a wide range of technologies; Experience with CPU implementation and advanced process nodes (7nm and below) is strongly preferred;

• Detailed understanding of timing tools, such as primetime or tempus, and STA methodologies

• Prior experience in developing timing analytics and detailed dashboards is strongly preferred

• TCL scripting; Python scripting is a plus.

• Attention to detail and a focus on high-quality design.

• Ability to work well with others and a belief that engineering is a team sport.

• Bachelor’s/Master degree in Electrical Engineering or Computer Engineering.

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.