Principal Engineer, Physical Design

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Built on decades of expertise and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you’ll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, automotive, and networking applications.

What You Can Expect

For senior engineering candidates seeking a challenging and impactful role, this position at Marvell involves spearheading enhancements and providing critical support for our sophisticated Place and Route Flow, seamlessly incorporating industry-standard EDA tools. Your responsibilities encompass performing synthesis, place and route, as well as conducting in-depth timing analysis and closure on multiple complex and expert-level logic blocks. You will be at the forefront of developing and implementing intricate timing and logic ECOs. Collaboration is key, and you will work closely with the RTL design team to drive modifications that effectively resolve congestion and timing issues. Engaging with the global timing team, your role extends to debugging and resolving block-level timing issues observed at the partition level or full chip. Moreover, your influence will extend to interactions with tool vendors, where you'll drive improvements and conduct evaluations of new tools and functions. This role presents an exciting opportunity for seasoned engineers to contribute to cutting-edge projects in a collaborative and innovative environment at Marvell.

What We're Looking For

• Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience. In your coursework, you must have completed a digital logic course and projects that involved circuit design, testing, and timing analysis.

• Strong understanding of standard RTL to GDS flows and methodology.

• Strong scripting skills in languages such as Perl, tcl, and Python.

• Strong object-oriented programming skills.

• In-depth understanding of digital logic and computer architecture.

• In-depth knowledge of Verilog/VHDL.

• Good communication skills and self-discipline contributing in a team environment.

Expected Base Pay Range (USD)

146,850 - 220,000, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-VM1