Digital Verification Engineer

Posted 5 Days Ago
Be an Early Applicant
2 Locations
5-7 Years Experience
Information Technology • Manufacturing
The Role
Join the leading chiplet startup as a Digital Verification Engineer to ensure correctness of new silicon designs. Responsibilities include verification of analog mixed signal designs, test plan development, authoring test benches, creating assertions, and collaborating with designers. Ideal candidates have expertise in UVM, SystemVerilog, and experience with power-aware design and mixed-signal verification.
Summary Generated by Built In

Join the leading chiplet startup! As an Eliyan Digital Verification Engineer, you will be working at a fast paced early stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be responsible for ensuring the correctness of new grounds up silicon designs. You will work with a cross-functional team of industry experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits. 

Key Responsibilities:

  • Verification of Analog Mixed Signal designs
  • Defining and executing test plans for new designs
  • Authoring test benches, for digital and mixed-signal circuits
  • Creating assertions and checkers, stimulus, and coverage metrics
  • Establishing coverage metrics and improving coverage
  • Work with RTL and Analog designers to understand the design and how to exercise it.

Minimum Qualifications:

  • Expertise in UVM and SystemVerilog
  • Experience with test plan development and execution
  • Experience with assertions, system-level tests, and full-chip testing
  • Knowledge of C++ and scripting languages
  • BS EE or equivalent, with 5 years of experience

Ideal Qualifications:

  • Knowledge of UPF and power-aware design a plus
  • Previous tapeout of design where mixed signal verification was a key focus
  • Understanding of analog/mixed-signal blocks such as PLLs, DLLs, ADCs/DACs, Serdes, LDOs
  • Experience with Verilog real number modeling (RNM) or Verilog AMS modeling
  • MS/PhD EE or equivalent, with 7 years of experience

Top Skills

C++
Systemverilog
Uvm
The Company
Santa Clara, California
49 Employees
On-site Workplace

What We Do

Eliyan's mission is to revolutionize chiplet connectivity technologies by challenging the status quo to unleash the ultimate performance of smart systems of the future

Jobs at Similar Companies

Halter Logo Halter

Business Development Executive (South Waikato/Central Plateau)

Hardware • Information Technology • Internet of Things • Machine Learning • Software • Business Intelligence • Agriculture
Easy Apply
Remote
Central Plateau, BFA
150 Employees

Silverfort Logo Silverfort

Head of Global Channel & Field Marketing

Information Technology • Sales • Security • Cybersecurity • Automation
Remote
United States
357 Employees

MassMutual India Logo MassMutual India

Intern - IT Support

Big Data • Fintech • Information Technology • Insurance • Financial Services
Hyderabad, Telangana, IND

Similar Companies Hiring

Halter Thumbnail
Software • Machine Learning • Internet of Things • Information Technology • Hardware • Business Intelligence • Agriculture
Auckland City, NZ
150 Employees
MassMutual India Thumbnail
Insurance • Information Technology • Fintech • Financial Services • Big Data
Hyderabad, Telangana
Silverfort Thumbnail
Security • Sales • Information Technology • Cybersecurity • Automation
GB
357 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account