DFT Lead Engineer

Posted 9 Hours Ago
Be an Early Applicant
River Hills, Austin, TX, USA
In-Office
144K-230K Annually
Expert/Leader
Software • Semiconductor • Manufacturing
The Role
Lead DFT programs from architecture and specification through implementation, verification, tape release, silicon bring-up, debug, and production yield improvement. Implement and verify scan, ATPG, MBIST, boundary scan, LBIST, TAP, IO, and SerDes DFT. Generate and debug test vectors, close test timing with physical design and STA teams, automate DFT flows, support ATE validation, analyze silicon failures, and collaborate with customers and global engineering teams.
Summary Generated by Built In

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Principal DFT Engineer


Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Austin, Texas  Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production.


The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Products Division)’s designs – DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.


It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar.


Responsibilities:

  • Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC
  • Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration
  • Working closely with STA and DI Engineers design closure for test
  • Generating, Verifying & Debugging Test vectors before tape release.
  • Validating & Debugging Test vectors on ATE during the silicon bring up phase
  • Assisting with silicon failure analysis, diagnostics & yield improvement efforts
  • Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
  • Working closely with I/P DFT engineers & other stakeholders
  • Debugging customer returned parts on the ATE
  • Innovating newer DFT solutions to solve testability problems in 7nm & beyond
  • Automating DFT & Test Vector Generation flows

 Skills/Experience:

  • Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
  • Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, etc.)
  • Well-versed in ATPG vector generation, simulation, and  debugging. (TetraMax, Fastscan)
  • Experience in Verilog coding, testbench generation & simulation
  • Memory BIST insertion and verification experience on embedded  (SRAM, CAM, eDRAM, ROM)
  • Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6
  • Basic knowledge Test-STA and constraints
  • Strong background on IEE1687, IJTAG, ICL and PDL 
  • The ability to work in a multi-disciplined, cross-department environment
  • Solid knowledge in analog and digital circuit design, and device physics fundamentals
  • Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
  • Excellent problem solving, debug, root cause analysis and communication skills
  • Experience working on the ATE is a plus
  • Experience with Serdes, DDR, PCIE, ENET, CXL IOBIST verification and silicon debug is a plus
  • Experience working on Tessent SSN is highly desired

Education & Experience:

  • Bachelors in Electrical/Electronic/Computer Engineering and 12+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 10+ years of relevant industry experience

Compensation and Benefits


The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills Required

  • Bachelor’s degree in Electrical, Electronic, or Computer Engineering and 12+ years of relevant industry experience
  • Master’s degree in Electrical, Electronic, or Computer Engineering and 10+ years of relevant industry experience
  • Strong DFT experience, including IO and analog DFT, ATPG, scan, and BIST
  • Scan insertion and scan compression experience with tools such as DFT Compiler or Mentor TestKompress
  • ATPG vector generation, simulation, and debugging experience using tools such as TetraMax or Fastscan
  • Verilog coding, testbench generation, and simulation experience
  • Memory BIST insertion and verification for embedded SRAM, CAM, eDRAM, ROM, or similar memories
  • Boundary scan verification and test vector generation knowledge, including IEEE 1149.1 and IEEE 1149.6
  • Basic knowledge of test STA and timing constraints
  • Strong knowledge of IEEE 1687, IJTAG, ICL, and PDL
  • Ability to work in a multidisciplinary, cross-department environment
  • Knowledge of analog and digital circuit design and device physics fundamentals
  • Understanding of silicon processing, logical and physical synthesis, and transistor reliability principles
  • Excellent problem-solving, debugging, root-cause analysis, and communication skills
  • Ability to code in TCL, Perl, Ruby, Python, C++, or similar languages
  • ATE experience
  • SerDes, DDR, PCIe, Ethernet, or CXL IOBIST verification and silicon debug experience
  • Experience with Tessent SSN

Broadcom Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Broadcom and has not been reviewed or approved by Broadcom.

  • Equity Value & Accessibility — Equity grants, including RSUs, stock refreshers, and an ESPP, are often described as top-tier and a primary driver of strong total compensation, especially for technical and senior roles. Once stock begins vesting, overall pay is commonly viewed as hard for other employers to match.
  • Retirement Support — A 401(k) match of 100% up to 6% with immediate vesting is frequently highlighted as a standout benefit. This structure provides strong long-term savings support.

Broadcom Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Palo Alto, CA
38,985 Employees
Year Founded: 1991

What We Do

Broadcom Inc. (NASDAQ: AVGO) is a global technology leader that designs, develops and supplies semiconductor and infrastructure software solutions.

Similar Jobs

Wipfli Logo Wipfli

Manager, Financial Reporting - Nonprofit Clients

Cloud • Fintech • Software • Business Intelligence • Consulting • Financial Services
Remote or Hybrid
United States
2900 Employees
97K-145K Annually

Liberty Mutual Insurance Logo Liberty Mutual Insurance

Senior Claims Specialist II (Construction Liability Bodily Injury and GL Property Damage)

Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Remote or Hybrid
6 Locations
40000 Employees
75K-140K Annually

Liberty Mutual Insurance Logo Liberty Mutual Insurance

Product Owner

Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Remote or Hybrid
7 Locations
40000 Employees
120K-225K Annually

Ericsson Logo Ericsson

Compliance Officer

Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
In-Office
Plano, TX, USA
88000 Employees

Similar Companies Hiring

Ford Energy Thumbnail
Automotive • Software • Energy • Utilities • Manufacturing • Renewable Energy
Glendale, Kentucky
55 Employees
Revel Thumbnail
Aerospace • Hardware • Robotics • Software
Marina Del Rey, California
70 Employees
Blee Thumbnail
Artificial Intelligence • Marketing Tech • Software
New York, New York
33 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account