We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform…
As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug.
A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments.
Key responsibilities:
- Define and implement SoC level DFT architecture for large and complex designs.
- Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
- Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
- Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
- Support post-silicon debug, failure analysis and yield learning.
- Collaborate with RTL, verification, physical design and operation teams.
Qualifications:
- BS degree
- At least 3 years of hands-on experience in SoC DFT.
Must-have skills:
- Strong expertise in SCAN, ATPG, MBIST.
- Experience with pre-silicon validation and post-silicon debug.
- Strong problem solving and debugging skills.
- Ability to work effectively in a cross-functional engineering environment.
Good-to-have skills:
- Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis.
- Experience with IP-level DFT integration and reuse.
- Exposure to low-power DFT considerations and complex clocking architectures.
- Familiarity with manufacturing test flows and silicon yield improvement.
The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.Skills Required
- Bachelor of Science degree with at least 2 years of experience
- Master of Science degree with 0 years of experience
- Strong expertise in SCAN, ATPG, and MBIST
- Experience with pre-silicon validation and post-silicon debug
- Strong problem-solving and debugging skills
- Ability to work effectively in a cross-functional engineering environment
- Scripting experience with TCL, Perl, Python, or equivalent for flow automation and analysis
- Experience with IP-level DFT integration and reuse
- Exposure to low-power DFT considerations and complex clocking architectures
- Familiarity with manufacturing test flows and silicon yield improvement
Cadence Design Systems Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Cadence Design Systems and has not been reviewed or approved by Cadence Design Systems.
-
Equity Value & Accessibility — A discounted ESPP with a lookback feature and equity included in total compensation make ownership broadly accessible and potentially meaningful. Structured compensation at an industry leader adds predictability to equity participation.
-
Healthcare Strength — Medical, dental, and vision coverage are described as solid, with mental‑health/EAP and fertility support enhancing the offering. The breadth across core care and family‑building needs strengthens the healthcare package.
-
Leave & Time Off Breadth — Global Recharge Days, volunteer time off, and companywide breaks indicate a comprehensive time‑off framework. In addition, many salaried roles are described as having flexible or generous PTO policies.
Cadence Design Systems Insights
What We Do
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and IP are used by customers to deliver products to market faster. The company's Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud, data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For.
