ASIC Design Engineer

Posted An Hour Ago
Be an Early Applicant
Alameda, CA, USA
In-Office
100K-140K Annually
Entry level
Artificial Intelligence • Hardware • Healthtech
The Role
Designs and documents ASIC modules, supports pre-silicon simulation and verification, develops hardware and software test systems, and validates and characterizes chips. The engineer will document test plans, debug root causes, and work across analog, digital, and post-silicon validation activities in an on-site startup environment.
Summary Generated by Built In
About Us

Epia Neuro is a neural technology company developing intent-driven systems designed to restore function and independence for people living with neurological conditions. Its platform integrates implantable neural interfaces, adaptive algorithms, and assistive devices to translate neural intent into real-world action. The company’s initial focus is stroke-related motor impairment, with expansion in cognitive decline and other neurological disorders, focusing on long-term solutions for the growing aging population.


The Role

We’re looking for an ASIC Design Engineer who wants to be involved in all aspects of design cycle: documentation, design, pre-silicon verification, and post-silicon validation.

The team is small in a startup environment, so the role is dynamic and all efforts will have visible impact. You'll work alongside senior engineers across all disciplines of ASIC design and have ownership from day one. Ideal candidate is inquisitive and a creative problem solver, who likes to tinker with whatever resources available.
Location

This role is expected to work on site from our Alameda Headquarters 5 days a week.


What You’ll Do

  • Document and implement module designs

  • Simulate module functions and support pre-silicon verification

  • Build/develop test HW/SW to validate chips

  • Validate and characterize chips across configurations

  • Document test plans and test reports

  • Root-cause issues beyond surface-level symptoms


Qualifications

  • Bachelor's degree in Electrical Engineering/Computer Science, plus relevant industry experience in ASIC design — or a Master's/PhD with hands-on ASIC design experience through university lab or project work

  • Strong written and verbal communication skills — you'll need to document your work clearly and communicate project status, good or bad

  • Comfortable working independently in a Linux/Linux-like environment, working with open-source projects

  • Experience with:

    • Analog circuit design

    • Digital (RTL) design

    • Programming

    • Testing/debugging designs or systems


Preferred experiences

  • High-precision, low-noise, low-power circuit design (e.g., bandgap reference, high-speed IO, PLL, ADC)

  • Design/work with industry-standard interfaces, such as SPI and I2C

  • Test automation

  • Experience with the Cadence tool suite

  • Design or research related to medical devices (e.g., neuroscience, biomedical instrumentation)

  • A track record of tinkering — work-related and/or personal projects (e.g., Raspberry Pi builds) to solve everyday problems

  • Managing design tools or vendor-supplied libraries (e.g., PDKs) in the university lab or industry setting

How We Work

  • We are intentional. We prioritize and are thoughtful about how we use others’ time.

  • We care for others. We prioritize safety both for patients and one another.

  • We own outcomes, not just tasks. Our work demands the highest standards because it impacts real patients and real lives.

  • Humility is a strength. We are honest about what we know and what we don’t know. Getting it right matters more than being right.

Benefits

Full-time employees are eligible for the following benefits listed below.

  • Competitive base salary with equity

  • 100% of healthcare coverage for you and your dependents

  • Generous vacation policy

  • Paid parental leave

  • Work from our beautiful waterfront office in Alameda, CA, with access to collaborative spaces and labs.

Skills Required

  • Bachelor's degree in Electrical Engineering or Computer Science with relevant industry ASIC design experience, or a Master's/PhD with hands-on ASIC design experience
  • Strong written and verbal communication skills
  • Ability to work independently in a Linux or Linux-like environment
  • Experience with open-source projects
  • Experience with analog circuit design
  • Experience with digital RTL design
  • Programming experience
  • Experience testing and debugging designs or systems
  • Experience designing high-precision, low-noise, or low-power circuits
  • Experience with SPI or I2C interfaces
  • Test automation experience
  • Experience with the Cadence tool suite
  • Medical device design or research experience
  • Personal or professional tinkering projects
  • Experience managing design tools or vendor-supplied libraries such as PDKs
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
45 Employees
Year Founded: 2026

What We Do

Epia Neuro is a neurotechnology company developing a minimally invasive brain-computer interface platform that detects neural intent and restores motor control for stroke survivors. Its broader platform combines implantable neural interfaces, adaptive algorithms, and assistive devices to translate neural intent into real-world action. The company aims to restore function and independence for people with neurological conditions, with potential expansion into cognitive decline and other disorders.

Similar Jobs

Boeing Logo Boeing

Design-for-Test (DFT) Engineer - ASIC Backend - (Associate, Experienced, or Lead)

Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
In-Office
El Segundo, CA, USA
170000 Employees
99K-198K Annually

Boeing Logo Boeing

Design Engineer

Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
In-Office
El Segundo, CA, USA
170000 Employees
99K-162K Annually

Boeing Logo Boeing

Design Engineer

Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
In-Office
Mountain View, CA, USA
170000 Employees
79K-107K Annually

Boeing Logo Boeing

ASIC / FPGA Design Verification Engineer - (Lead or Senior)

Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
In-Office
El Segundo, CA, USA
170000 Employees
146K-223K Annually

Similar Companies Hiring

Revel Thumbnail
Aerospace • Hardware • Robotics • Software
Marina Del Rey, California
60 Employees
Blee Thumbnail
Artificial Intelligence • Marketing Tech • Software
New York, New York
30 Employees
Vega Thumbnail
Artificial Intelligence • Automotive • Insurance • Transportation
US
43 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account