Staff RTL Design Engineer - CPU Midcore

Posted Yesterday
Be an Early Applicant
Cambridge, Cambridgeshire, England, GBR
In-Office
5-5 Annually
Senior level
Software
The Role
The role involves designing and implementing CPU cores using RISC-V architecture, collaborating with various teams for verification and optimization, and ensuring high-quality design through documentation and teamwork.
Summary Generated by Built In
About SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.  

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions.  Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. 

Are you ready?  

To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.

Job Description:

 

The Role:

As a CPU Microarchitecture/RTL design engineer at SiFive, you will be part of a team of engineers who are passionate about designing industry-leading CPU cores, based on the revolutionary open-source RISC-V architecture. We are looking for people who are as excited as we are about working in a fast-paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance.

Responsibilities

  • Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators using Chisel.

  • Integrate new design content into SiFive’s Chisel/FIRRTL framework and contribute to improvements to that framework to enable automatic configuration/generation of documentation, verification testbenches and tests, and packaged software.

  • Perform initial sandbox verification, and work with the design verification team to create and execute thorough verification test plans.

  • Work with the physical implementation team to implement and optimize physical design to meet frequency, area, and power goals.

  • Collaborate with the performance modeling team for performance exploration and optimization to meet performance goals.

  • Microarchitecture development and specification. Ensure that knowledge is shared via great documentation and participation in a culture of collaborative design.

Requirements

  • BS/MS degree in computer science, computer engineering, electrical engineering or related field, or equivalent experience.

  • 5+ years of design experience.

  • Academic or professional experience with CPU RTL design. 

  • Proficiency in hardware (RTL) design in Verilog, System Verilog, or VHDL.

  • Strong software engineering skills/background, including:

    • Object-oriented, aspect-oriented, and particularly functional programming

    • Templated metaprogramming, in any language

    • Compiler infrastructures, particularly for domain-specific languages

    • Data modeling, particularly intermediate representations for optimizing or transforming compiler passes

    • Test-driven development, particularly ability to write adaptive unit tests

  • Attention to detail and a focus on high-quality design.

  • Ability to work well with others and share the belief that engineering is teamwork.

Nice-to-haves

  • Experience with Scala/Chisel, Bluespec, or some other language/DSL for expressing configurable hardware via software.

  • Knowledge of RISC-V architecture.

  • Expertise in CPU processor designs in one or more of the following areas is a plus: instruction decode; register renaming, reorder buffer, and instruction scheduling; vector units; load-store unit.

  • Knowledge of verification principles, testbenches, UVM, and coverage.

  • Experience with Git/Github, Jira, Confluence.

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

United Kingdom

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

Top Skills

Chisel
Confluence
Git
JIRA
Risc-V
System Verilog
Verilog
Vhdl
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Mateo, CA
552 Employees
Year Founded: 2015

What We Do

The heart of SiFive is RISC-V! SiFive creates the building blocks of RISC-V-based IP that are the inevitable innovative reimagining of every computing platform.

Similar Jobs

Boeing Logo Boeing

Experienced Proposal Engineer - Electrical & Avionics

Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
In-Office
Frimley, Surrey Heath, Surrey, England, GBR
170000 Employees
Hybrid
City of London, City and County of the City of London, England, GBR
205000 Employees

Capco Logo Capco

Data Architect

Fintech • Professional Services • Consulting • Energy • Financial Services • Cybersecurity • Generative AI
Hybrid
London, England, GBR
6000 Employees

Graphcore Logo Graphcore

Software Engineer

Artificial Intelligence • Semiconductor
Hybrid
Bristol, England, GBR
488 Employees

Similar Companies Hiring

Milestone Systems Thumbnail
Software • Security • Other • Big Data Analytics • Artificial Intelligence • Analytics
Lake Oswego, OR
1500 Employees
Fairly Even Thumbnail
Hardware • Other • Robotics • Sales • Software • Hospitality
New York, NY
30 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account