The Role
The role involves ownership of physical design processes, collaboration in various design areas, mentoring, and optimizing performance, power, and area in advanced nodes.
Summary Generated by Built In
About us:
Mythic has developed a unified hardware and software platform featuring its unique Mythic Analog Compute Engine (Mythic ACE™) to deliver revolutionary power, cost, and performance that shatters digital barriers preventing AI innovation at the edge. Mythic's unique technology makes it much easier and more affordable to deploy powerful AI solutions, from the data center to the edge device. The company has raised over USD 125M in a recent funding round and has offices in Palo Alto (CA, USA), Austin (TX, USA), and Bangalore (Karnataka, India).
About This Role:
Mythic is a fast-paced AI startup seeking passionate engineers who thrive in dynamic environments and embrace broad, flexible roles. We are looking for hands-on Physical Design Engineers eager to push boundaries in advanced technology nodes. This role is for Mythic’s Bangalore design center, but as part of our global workforce across geographies, you will drive innovation by working closely with the RTL and Technology teams and contribute to producing high-quality designs through first-pass silicon success.
With end-to-end ownership, you’ll tackle challenges in physical design with a focus on scalability, speed of execution, and efficiency in a fast-moving AI hardware landscape, with a strong emphasis on analog IP integration. This role is for experienced, seasoned engineers who are well-versed in PD flows, with a proven record of execution, and who are driven to push the envelope and find innovative solutions to complex implementation challenges at both the subsystem and chip levels.
Here is what you will do:
- Participate in the development of Physical Design (PD) methodologies across the RTL-to-GDSII flow using industry-standard tools (Cadence, Synopsys, Mentor).
- Perform lead level hands-on work in one or more areas including Synthesis, Formal Equivalence, Place & Route (PnR), Static Timing Analysis (STA), DRC/LVS/IR/EM Signoff at both module and top level.
- Take full ownership of the physical design process at the module level and provide support in top-level integration, collaborating closely with RTL designers, DFT teams, and fabrication partners.
- Provide technical mentorship, guiding team members and managing PD team interactions to ensure successful SoC implementation.
- Drive PPA optimization, including low-power clock tree design for high-performance systems, and achieve timing closure across multiple corners and use cases.
- Champion an automation-first approach, developing methodologies in TCL, PERL, or Python to significantly improve team efficiency.
Here is the background we hope you have:
- B.Tech/M.Tech/PhD in Electrical Engineering (EE) or Electronics & Communication Engineering (ECE).
- 10+ years of experience in the Physical Design domain.
- Deep expertise in one or more areas (Synthesis, Formal Equivalence, PnR, STA, DRC/LVS/IR/EM signoff) with strong working knowledge of the entire PD flow.
- Proven track record of successful tapeouts for multi-million gate, multi-hierarchy designs at advanced nanometer technology nodes.
- Solid understanding and preferably hands-on experience in low-power design and implementation strategies.
- Strong background in automation of PD methodologies using TCL, PERL, or Python.
- Willingness to expand beyond core expertise, with a team-oriented, can-do attitude and commitment to mastering the full RTL-to-GDSII flow.
The following would be nice to have, but is not required:
- Knowledge of chiplet-based design limitations and their impact on physical design.
- Experience in Sub-10nm designs
- Familiarity and hands-on experience with Cadence toolsets.
At Mythic, we pride ourselves in creating a culture where all employees feel valued and appreciated for the diverse perspectives and backgrounds they bring to the team. We aim to hire smart people, give them the resources they need to do their job well, and then leave the rest up to them. We celebrate individual differences and encourage people to be comfortable bringing their authentic selves to work. At the end of the day, we are committed to building a diverse workforce where everyone belongs.
Mythic is an equal opportunity and affirmative action employer. It ensures equal employment opportunity without discrimination or harassment based on race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity or expression, age, disability, national origin, marital or domestic/civil partnership status, genetic information, citizenship status, veteran status, or any other characteristic protected by law.
We look forward to reviewing your application!
Skills Required
- 10+ years of experience in the Physical Design domain
- B.Tech/M.Tech/PhD in Electrical or Electronics Engineering
- Deep expertise in synthesis, place and route, and static timing analysis
- Proven track record of successful tapeouts for multi-million gate designs
- Strong background in automation of PD methodologies using scripting languages
Am I A Good Fit?
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.
Success! Refresh the page to see how your skills align with this role.
The Company
What We Do
Mythic develops cutting-edge Analog Processing Units (APUs) utilizing unique analog compute-in-memory technology. This innovative approach aims to deliver highly energy-efficient and cost-effective AI inference solutions. By overcoming the memory bottlenecks inherent in traditional digital architectures, Mythic enables unparalleled performance-per-watt for AI workloads across diverse applications, including data centers, automotive, robotics, and defense industries.
