Broadcom

Sr. Memory Layout Design Engineer

Posted 3 Days Ago

Be an Early Applicant

Hiring Remotely in Electronics City, Bangalore, Karnataka, IND

Remote

Senior level

Software • Semiconductor • Manufacturing

The Role

Designs and verifies memory layouts for advanced CMOS processes from 7nm through 2nm. Responsibilities include floor planning, hierarchical layout, chip integration, physical verification, scheduling, scripting automation, and applying process guidelines. The engineer will coordinate with SOC and library teams, lead technology reviews, train junior engineers, manage deliverables, and support memory architecture, signal and power planning, and layout methodology development.

Summary Generated by Built In

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Requirements:

- Minimum 8 years of experience with strong layout knowledge

- Bachelor's degree required.

- Proficiency in using Cadence tools (virtuotso layout, layotu XL, Cadence schematic capture, and verification tools - CALIBRE & Hercules).

- Strong layout knowledge in submicron processes (e.g. 7nm, 5nm, 3nm, 2nm).

- Experience in digital layout (Standard cell, Memory, I/O); analog layout experience is a plus.

Job Description:

- Understand and apply layout guidelines, new process rules, and technical requirements for good quality layout.

- Manage scheduling, timelines, and layout floor-planning.

- Responsible for start to end deliverables with quality within the planned schedule.

- Adapt quickly to new methodologies, remain open to new ideas, and communicate effectively with the SOC/library team.

- Able to think and help in layout scripting and automation

Skill Set (Memory):

- Strong experience in Memory layout design and physical verification (LVS, DRC, ERC, Antenna, ElectroMigration) in CMOS processes.

- Experience with Cadence Layout tools (VIRTUOSO XL, VXL, or EXL) and CALIBRE verification tools.

- Proficiency in floor-planning, hierarchy layout, and chip integration.

- Understanding of memory architecture, RC requirement, ability to plan signal and power, based on the layout guidelines

- Knowledge of AI, automation in layout, Script Programming and SKILL Programming

- Ability to lead, train junior engineers, and manage projects effectively.

- Good knowledge of memory layout topology; experience with memory compilers is a plus.

- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.

- Self-reliant with the ability to work both independently and collaboratively.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills Required

Minimum 8 years of experience with strong layout knowledge
Bachelor's degree
Proficiency with Cadence Virtuoso Layout, Layout XL, schematic capture, and verification tools
Experience with Calibre and Hercules physical verification tools
Strong layout knowledge in submicron processes, including 7nm, 5nm, 3nm, or 2nm
Experience with digital layout, including standard cells, memory, and I/O
Experience with memory layout design and physical verification, including LVS, DRC, ERC, antenna, and electromigration checks
Experience with floor planning, hierarchical layout, and chip integration
Understanding of memory architecture, RC requirements, and signal and power planning
Knowledge of layout automation, scripting, and SKILL programming
Ability to lead and train junior engineers and manage projects
Knowledge of memory layout topology
Ability to lead technology reviews and document layout methodologies, flows, and guidelines
Analog layout experience
Experience with memory compilers

Broadcom Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Broadcom and has not been reviewed or approved by Broadcom.

Equity Value & Accessibility — Equity grants, including RSUs, stock refreshers, and an ESPP, are often described as top-tier and a primary driver of strong total compensation, especially for technical and senior roles. Once stock begins vesting, overall pay is commonly viewed as hard for other employers to match.
Retirement Support — A 401(k) match of 100% up to 6% with immediate vesting is frequently highlighted as a standout benefit. This structure provides strong long-term savings support.

Learn more about Broadcom's Compensation & Benefits →