The Role
The Sr. FPGA Design Engineer will design and simulate FPGA/Modem systems, utilizing VHDL and SystemVerilog with high-speed Serdes and various communication interfaces.
Summary Generated by Built In
Title: Sr. FPGA Design Engineer
Location: Redmond
Term: Contract (possible Perm)
Duration: Long-Term (6+-24 months)
Start Date: ASAP
Requirements
- 10+ Years experience:
- FPGA/Modem Design
- Ultrascale+ & Versal
- VHDL & SystemVerilog
- Design and Simulate
- High-speed Serdes
- Solid scripting (python, pearl, bash, tcl, …)
- Solid Communication interfaces such as: Ethernet, Interlocken, PCIe, SPI, I2C, UART,etc
Nice to Have:
- Active Government Clearance
- Software Defined Radio/Modem Design background
- Some Petalinux Background
- Background in RF design
- Encryption experience
Benefits
- A2e Does NOT Accept Unsolicited Resumes or Referrals from any source other than the candidate, and, as a result, we will not be considering any unsolicited referrals or resumes sent to us as a fee -based candidate submittal.
- Any unsolicited resumes sent to A2e, including unsolicited resumes sent to a A2e mailing address, fax machine or email address, directly to A2e employees, or to A2e’s resume database will be considered A2e property.
- A2e will NOT pay a fee for any placement resulting from the receipt of an unsolicited resume.
Top Skills
Bash
Ethernet
Fpga
High-Speed Serdes
I2C
Pcie
Perl
Python
Spi
Systemverilog
Tcl
Uart
Ultrascale+
Versal
Vhdl
Am I A Good Fit?
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.
Success! Refresh the page to see how your skills align with this role.
The Company
What We Do
A2e Technologies is an Electronic Design Services (EDS) firm. We provide embedded systems and electronic product design consulting services as well as full turnkey product development through our multiple on-shore and near-shore design centers. We provide everything you need to develop your embedded technology based product or system.