.png){kind=logo}
About the Business Unit:
The Mobile Broadband Business Unit (MBBU) at Ceva is a leading innovation hub focused on the development of advanced Digital Signal Processing (DSP) ASIC solutions tailored for next-generation wireless communication systems. Our team drives cutting-edge projects that power infrastructure across the mobile broadband ecosystem, including 5G base stations, private networks, and emerging low Earth orbit (LEO) satellite platforms. We specialize in high-performance, power-efficient architectures that enable robust connectivity, scalable deployment, and enhanced signal processing capabilities.
About the Role:
The VLSI verification team is responsible for producing fully verified IP, Subsystem and System environments. The role provides the opportunity to work on challenging projects, latest tools and methodologies and a scope of domains including UVM-System Verilog, System C, Formal verification and emulation.
Responsibilities:
As part of this position, you will play a central role in the verification team. Your role will include working on state-of-the-art verification environments and latest verification tools. The role requires the development of a full verification flow from architecture definition, through verification strategy, micro architecture, test plan, functional coverage plan and presentation to management.
Requirements- B.Sc /M.Sc. graduates in Electrical Engineering.
- 5-8 years of experience in Verification.
- Hands-on experience in SystemVerilog-UVM and/or Specman.
- Fluent in English ( verbal and written).
- Self-motivated and self-directed, proactive.
- Ability to achieve results in a fast moving, agile flow and dynamic environment, both locally and across the organization.
- Great communication skills.
Advantages:
- Knowledge in SystemC
- Knowledge in Specman
- Knowledge in C++
- Usage and planning with vplan/vmanager
- Knowledge in DSP, 5G protocols
Skills Required
- B.Sc / M.Sc in Electrical Engineering
- 5-8 years of experience in Verification
- Hands-on experience in SystemVerilog-UVM and/or Specman
- Fluent in English (verbal and written)
- Self-motivated, self-directed, proactive
- Ability to deliver results in a fast-moving, agile environment and across the organization
- Great communication skills
- Knowledge in SystemC
- Knowledge in C++
- Experience with vplan/vmanager
- Knowledge in DSP and 5G protocols
What We Do
Ceva powers the Smart Edge, bridging the digital and physical worlds to bring AI-driven products to life. Our Ceva AI fabric portfolio of silicon and software IP enables devices to Connect, Sense, and Infer – the essential capabilities for the intelligent edge. From 5G, cellular IoT, Bluetooth, Wi-Fi, and UWB connectivity to scalable Edge AI NPUs, AI DSPs, sensor fusion processors and embedded software, Ceva provides the foundational IP for devices that connect, understand their environment, and act in real time. With more than 20 billion devices shipped and trusted by 400+ customers worldwide, Ceva is the backbone of today’s most advanced smart edge products – from AI-infused wearables and IoT devices to autonomous vehicles and 5G infrastructure. Our differentiated solutions deliver seamless integration into existing design flows, total flexibility to combine solutions based on design needs and ultra–low–power performance in minimal silicon footprint, helping customers accelerate development, reduce risk, and bring innovative products to market faster. As technology evolves toward Physical AI, Ceva’s IP portfolio lays the foundation for systems that are always connected, contextually aware, and capable of intelligent, real-time decision-making.
