Senior Verification Engineer

Posted 2 Hours Ago
Be an Early Applicant
Wilmington, MA, USA
In-Office
110K-152K Annually
Senior level
Artificial Intelligence • Hardware • Automation • Manufacturing
The Role
Own block- and subsystem-level verification for hardware security IP and secure enclave designs. Develop SystemVerilog/UVM environments, test plans, checkers, scoreboards, assertions, coverage models, and constrained-random tests. Analyze regressions, debug RTL and simulation failures, verify processor-based systems and cryptographic accelerators, support emulation and post-silicon validation, improve reusable methodologies, and mentor junior engineers.
Summary Generated by Built In

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

          

About the Role

Analog Devices is seeking a highly motivated Senior Design Verification Engineer to join our Security IP team developing next-generation hardware security solutions. Our technology integrates embedded processors, hardware cryptographic accelerators, secure memory architectures, and security-focused peripherals to provide foundational hardware security capabilities across ADI products.

In this role, you will own verification efforts for complex security IP and subsystem designs, working closely with design, architecture, firmware, and validation teams to ensure robust functionality, security, and quality. You will develop advanced verification environments, drive coverage closure, debug complex failures, and contribute to reusable verification methodologies used across multiple security products.

Key Responsibilities

  • Own block-level and subsystem-level verification activities for security-focused IPs and secure enclave solutions.
  • Develop comprehensive verification plans based on architecture specifications, threat models, and product requirements.
  • Create, enhance, and maintain SystemVerilog/UVM verification environments, checkers, scoreboards, assertions, and functional coverage models.
  • Develop constrained-random and directed test scenarios targeting functional, security, and corner-case behaviors.
  • Drive verification closure through code coverage, functional coverage, assertion coverage, and regression analysis.
  • Collaborate with RTL designers, architects, firmware engineers, and security experts to understand design intent and security requirements.
  • Debug complex RTL and simulation failures, perform root-cause analysis, and drive issue resolution.
  • Verify processor-based subsystems writing C tests, hardware cryptographic accelerators, secure boot mechanisms, key management functions, and security controllers.
  • Support emulation, firmware integration, and post-silicon validation activities.
  • Contribute to reusable VIP, automation infrastructure, and verification methodology improvements across the organization.
  • Mentor junior verification engineers and provide technical guidance on verification best practices.

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • Typically 4–7 years of experience in digital design verification.
  • Strong proficiency in System Verilog and UVM methodology.
  • Experience developing reusable verification environments, scoreboards, checkers, and coverage models.
  • Strong understanding of verification concepts including:
    • Constrained-random verification
    • Functional coverage
    • Assertion-Based Verification (SVA)
    • Regression management
    • Coverage closure
  • Experience with RTL simulation and debug tools (e.g., VCS, Xcelium, Simvision, Verdi, Questa).
  • Strong analytical and debugging skills with demonstrated ability to independently solve complex verification challenges.
  • Experience with scripting languages such as Python, Perl, or Tcl.
  • Experience doing System on Chip (SoC) verification involving writing C test cases.
  • Experience working in Linux environments
  • Experience verifying processor-based systems such as ARM Cortex-M, RISC-V, or similar embedded processors.
  • Experience with common SoC interfaces such as APB, AHB, AXI, QSPI, UART, and DMA architectures.

Preferred Qualifications

  • Experience verifying hardware security IPs including AES, SHA-2/SHA-3, RSA, ECC, Post-Quantum Cryptography accelerators, Key management and secure storage blocks
  • Familiarity with secure enclave architectures, Root of Trust implementations, secure boot flows, DICE attestation, or trusted execution environments.
  • Understanding of hardware security concepts including:
    • Authentication
    • Secure provisioning
    • Access control
    • Key protection
    • Fault injection resistance
    • Side-channel attack mitigation
  • Experience using formal verification tools and methodologies.
  • Experience with emulation platforms and firmware/software-driven verification.
  • Familiarity with AI-assisted engineering tools and verification productivity workflows.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export  licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls.  As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

EEO is the Law: Notice of Applicant Rights Under the Law.

Job Req Type: Experienced

          

Required Travel: Yes, 10% of the time

          

Shift Type: 1st Shift/Days

The expected wage range for a new hire into this position is $110,385 to $151,808.
  • Actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity, or other bona fide factors.

  • This position qualifies for a discretionary performance-based bonus which is based on personal and company factors.

  • This position includes medical, vision and dental coverage, 401k, paid vacation, holidays, and sick time, and other benefits.

Skills Required

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field
  • Typically 4-7 years of experience in digital design verification
  • Strong proficiency in SystemVerilog and UVM methodology
  • Experience developing reusable verification environments, scoreboards, checkers, and coverage models
  • Experience with constrained-random verification, functional coverage, assertion-based verification, regression management, and coverage closure
  • Experience with RTL simulation and debug tools such as VCS, Xcelium, Simvision, Verdi, or Questa
  • Strong analytical and debugging skills with ability to solve complex verification challenges independently
  • Experience with Python, Perl, or Tcl scripting
  • Experience with SoC verification involving C test cases
  • Experience working in Linux environments
  • Experience verifying processor-based systems such as ARM Cortex-M or RISC-V
  • Experience with SoC interfaces including APB, AHB, AXI, QSPI, UART, and DMA architectures
  • Experience verifying hardware security IPs, including cryptographic accelerators, key management, or secure storage blocks
  • Familiarity with secure enclaves, Root of Trust, secure boot, DICE attestation, or trusted execution environments
  • Understanding of authentication, secure provisioning, access control, key protection, fault injection resistance, and side-channel mitigation
  • Experience using formal verification tools and methodologies
  • Experience with emulation platforms and firmware/software-driven verification
  • Familiarity with AI-assisted engineering tools and verification productivity workflows

Analog Devices Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Analog Devices and has not been reviewed or approved by Analog Devices.

  • Retirement Support — The 401(k) program is described as a standout feature, with company contribution up to 8% of base salary and immediate vesting. This structure strengthens long-term value even when cash compensation perceptions vary.
  • Healthcare Strength — Health coverage is positioned as comprehensive, including medical, dental, and vision options along with disability and life insurance. Day-one eligibility and multiple plan choices add to perceived robustness.
  • Leave & Time Off Breadth — Paid time off appears broad, with vacation ranging from roughly 17–25 days and increasing up to five weeks with tenure, alongside sick time and paid holidays. Parental leave and related time-off provisions further expand coverage.

Analog Devices Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Wilmington, MA
20,292 Employees
Year Founded: 1965

What We Do

Analog Devices, Inc. (NASDAQ: ADI) operates at the center of the modern digital economy, converting real-world phenomena into actionable insight with its comprehensive suite of analog and mixed signal, power management, radio frequency (RF), and digital and sensor technologies. ADI serves 125,000 customers worldwide with more than 75,000 products in the industrial, communications, automotive, and consumer markets. ADI is headquartered in Wilmington, MA.

Similar Jobs

Microsoft Logo Microsoft

Senior Verification Engineer

Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
In-Office or Remote
3 Locations
206870 Employees
120K-261K Annually

Microsoft Logo Microsoft

Senior Design Verification Engineer

Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
In-Office or Remote
5 Locations
206870 Employees
120K-261K Annually

NVIDIA Logo NVIDIA

Senior ASIC Design Verification Engineer - LPU

Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Hybrid
6 Locations
21960 Employees
168K-311K Annually

HyperLight Logo HyperLight

Senior/Staff Physical Verification and PDK Engineer

Hardware • Information Technology • Software
In-Office
Cambridge, MA, USA
58 Employees
150K-225K Annually

Similar Companies Hiring

Unusual Machines, Inc. Thumbnail
Hardware • Robotics
Orlando, FL
300 Employees
Blee Thumbnail
Artificial Intelligence • Marketing Tech • Software
New York, New York
33 Employees
Vega Thumbnail
Artificial Intelligence • Automotive • Insurance • Transportation
US
65 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account