Senior/Staff Mid-End Engineer (3D/Process Integration)

Reposted 14 Days Ago
Be an Early Applicant
Singapore, SGP
In-Office
Senior level
Software
The Role
Owns 3D IC and advanced-package process integration, including TSV and hybrid-bond interfaces, 3D-aware floorplanning, DFM rules, thermal and SI/PI signoff, DFT strategy, and package/substrate co-design. Coordinates foundry, memory-partner, and OSAT deliverables, milestones, yield, reliability, and integration risks through tapeout and assembly. The role establishes 3D integration methodology for high-power AI/HPC products.
Summary Generated by Built In

About Bitdeer:

Bitdeer is a world-leading technology company for Bitcoin mining and AI cloud.
Bitdeer is committed to providing comprehensive Bitcoin mining solutions for its customers. Apart from designing industry-leading ASIC chips and manufacturing mining rigs, the Group handles complex processes involved in computing across the value chain. This includes equipment procurement, transport logistics, datacenter design and construction, equipment management, and network and facility operations. Bitdeer also offers advanced cloud capabilities to customers with a high demand for artificial intelligence.
Headquartered in Singapore, Bitdeer operates globally with a diversified 3 GW energy portfolio, and deploys Bitcoin mining and HPC datacenters in the United States, Bhutan, Norway, Canada, Malaysia, and Ethiopia.

What you'll do:

  • Own the WoW stack definition and the TSV / hybrid-bond (HB) interface — partition, bond-pad pitch/array, keep-outs, and alignment budgets — co-defined with the foundry and the memory partner.
  • Drive the 3D-aware floorplan inputs: bump/TSV/HB maps, micro-bump and ballmap planning, and die-to-die interface placement, in partnership with Physical Design.
  • Define and close DFM and 3D design rules; run design-rule and process-assumption reviews.
  • Coordinate thermal and thermal-mechanical (stress / warpage) analysis, and feed mitigations back into floorplan, power delivery, and stack choices.
  • Drive 3D signoff: thermal, SI/PI across the die-to-die interface, and known-good-stack assumptions — clean before tapeout.
  • Work with DFT on the 3D test strategy (stacked-die test access, IEEE 1838 / known-good-die & known-good-stack) so the integration is testable.
  • Manage package / substrate co-design handoff to the OSAT (outsourced): stackup, escape, assembly flow, and yield/reliability considerations.
  • Track foundry and memory-partner deliverables and milestones, surface integration risks early, and keep the stack plan aligned with the schedule

Required qualifications:

  • BS/MS/PhD in EE, Materials, Mechanical Engineering, or a related field.
  • 5+ years in 3DIC / advanced-packaging / process integration, with at least one product taken to tapeout and through assembly.
  • Direct, hands-on experience with TSV and hybrid bonding and a 3D stacking flow (wafer-on-wafer, chip-on-wafer, or SoIC/CoWoS-class).
  • Working knowledge of TSMC 3DFabric (SoIC / CoWoS / InFO) or an equivalent foundry 3D ecosystem, including the associated design kits and rule decks.
  • Solid grasp of thermal / thermal-mechanical behavior in stacked die and of SI/PI at the die-to-die interface.
  • Comfortable owning cross-organization interfaces - foundry, memory IP partner, and OSAT - and translating their constraints into actionable design inputs

Preferred qualifications:

  • Experience with DRAM-on-logic stacks, HBM-class memory integration, or high-bandwidth memory interfaces.
  • Background on AI / HPC accelerators or other high-power, high-bandwidth SoCs.
  • Familiarity with thermal/mechanical tools (e.g., Ansys) and 3D physical/signoff flows (Synopsys / Cadence).
  • Exposure to stacked-die test and yielddebug.
  • Experience standing up a 3D-integration methodology on a small team - comfortable being the first/only specialist in the room.

Why this role:

  • You own a genuinely hard, defining problem on the chip - not a slice of someone else's flow.
  • Direct line to the foundry and memory partner; your decisions set the stack.
  • Early-team seniority with room to shape the 3D methodology and grow the function.

What you will experience working with us:

  • A culture that values authenticity and diversity of thoughts and backgrounds;
  • An inclusive and respectable environment with open workspaces and exciting start-up spirit;
  • Fast-growing company with the chance to network with industrial pioneers and enthusiasts;
  • Ability to contribute directly and make an impact on the future of the digital asset industry;
  • Involvement in new projects, developing processes/systems;
  • Personal accountability, autonomy, fast growth, and learning opportunities;
  • Attractive welfare benefits and developmental opportunities such as training and mentoring.

--------------------------------------------------------------------

Bitdeer is committed to providing equal employment opportunities in accordance with country, state, and local laws. Bitdeer does not discriminate against employees or applicants based on conditions such as race, colour, gender identity and/or expression, sexual orientation, marital and/or parental status, religion, political opinion, nationality, ethnic background or social origin, social status, disability, age, indigenous status, and union. 

Skills Required

  • BS, MS, or PhD in Electrical Engineering, Materials Engineering, Mechanical Engineering, or a related field
  • 5+ years of experience in 3D IC, advanced packaging, or process integration
  • At least one product taken through tapeout and assembly
  • Hands-on experience with TSV and hybrid bonding
  • Experience with a 3D stacking flow such as wafer-on-wafer, chip-on-wafer, or SoIC/CoWoS-class technologies
  • Working knowledge of TSMC 3DFabric or an equivalent foundry 3D ecosystem, including design kits and rule decks
  • Understanding of thermal and thermal-mechanical behavior in stacked die
  • Understanding of signal integrity and power integrity at die-to-die interfaces
  • Experience owning cross-organization interfaces with foundries, memory IP partners, and OSATs
  • Experience with DRAM-on-logic stacks, HBM-class memory integration, or high-bandwidth memory interfaces
  • Background with AI/HPC accelerators or high-power, high-bandwidth SoCs
  • Familiarity with Ansys and Synopsys or Cadence 3D physical/signoff flows
  • Exposure to stacked-die test and yield debugging
  • Experience establishing a 3D integration methodology on a small team
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Singapore
214 Employees

What We Do

Bitdeer Technologies Group (Nasdaq: BTDR) is a leader in the blockchain and high-performance computing industry. It is one of the world’s largest holders of proprietary hash rate and suppliers of hash rate. Bitdeer is committed to providing comprehensive computing solutions for its customers. The company was founded by Jihan Wu, an early advocate and pioneer in cryptocurrency who cofounded multiple leading companies serving the blockchain economy. Mr. Wu leads the company as Founder, Chairman, and CEO. Linghui Kong serves as Bitdeer’s CBO and provides leadership through deep industry knowledge and technology expertise. Headquartered in Singapore, Bitdeer has deployed mining datacenters in the United States, Norway, and Bhutan. It offers specialized mining infrastructure, high-quality hash rate sharing products, and reliable hosting services to global users. The company also offers advanced cloud capabilities for customers with high demands for artificial intelligence. Dedication, authenticity, and trustworthiness are foundational to our mission of becoming the world’s most reliable provider of full-spectrum blockchain and high-performance computing solutions. We welcome global talent to join us in shaping the future

Similar Jobs

Mastercard Logo Mastercard

Manager, Technology Account Management - Singapore

Blockchain • Fintech • Payments • Consulting • Cryptocurrency • Cybersecurity • Quantum Computing
Hybrid
Singapore, SGP
38800 Employees

Micron Technology Logo Micron Technology

Senior Member of Technical Staff (SMTS) - Process Development, CMP, NAND

Artificial Intelligence • Hardware • Information Technology • Machine Learning
In-Office
Singapore, SGP
45000 Employees

Micron Technology Logo Micron Technology

Technician - Global Engineering Labs

Artificial Intelligence • Hardware • Information Technology • Machine Learning
In-Office
Singapore, SGP
45000 Employees

Micron Technology Logo Micron Technology

Logistics Analyst

Artificial Intelligence • Hardware • Information Technology • Machine Learning
In-Office
Singapore, SGP
45000 Employees

Similar Companies Hiring

Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees
Revel Thumbnail
Aerospace • Hardware • Robotics • Software
Marina Del Rey, California
60 Employees
Blee Thumbnail
Artificial Intelligence • Marketing Tech • Software
New York, New York
30 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account