Senior Staff Engineer, Digital Design (Power & Analog ICs)

Posted Yesterday
Be an Early Applicant
Bengaluru, Bengaluru Urban, Karnataka, IND
In-Office
Senior level
3D Printing
The Role
Architects and implements digital logic for power, analog, and mixed-signal ICs from requirements through silicon bring-up. Responsibilities include microarchitecture, synthesizable RTL, timing constraints, synthesis, DFT, CDC/RDC, lint, timing closure, verification collaboration, silicon debugging, reusable methodology development, technical reviews, and mentoring engineers. The role collaborates with analog, verification, physical design, test, applications, and product teams.
Summary Generated by Built In
Company Description

Renesas is a global semiconductor leader shaping the backbone of next-generation automotive, industrial, cloud, and IoT innovation. With over $9.3 billion in annual revenue (2024) and a world-class team of 22,700+ employees, Renesas operates at scale while retaining the agility to drive category-defining breakthroughs. The company's footprint spans more than 30 countries, enabling deep customer proximity and a uniquely global innovation engine. As Japan's semiconductor powerhouse and a top global player in microcontrollers, analog, and power technologies, Renesas delivers real-world impact across EVs, smart factories, renewable energy infrastructure, and edge intelligence. 

Renesas has a growing presence in India with headcount approaching 1000+ and significant engagement with government, universities, and the semiconductor manufacturing ecosystem. With the growing importance of India as both a market and talent hub, the India for India division's mission is to create products, including power and analog ICs, mixed-signal devices, software, and system solutions, that address local market needs. This is a unique opportunity to directly influence future products for a fast-growing Indian market with distinct applications, cost structures, and localization requirements. 

Job Description

We are seeking a Senior Staff Digital Design Engineer to architect and implement the digital content within power, analog, and mixed-signal IC products. This is a senior individual-contributor role requiring ownership from requirements and microarchitecture through RTL, synthesis, timing closure, DFT support, and silicon bring-up. 

The successful candidate will design control, sequencing, protection, diagnostics, trimming, communication, test, and safety-related logic that works closely with analog circuitry. The emphasis is not on large processor SoCs. It is on high-quality digital design embedded inside power and analog ICs. 

You will be expected to resolve ambiguous requirements, make sound area-power-performance trade-offs, develop reusable design practices, mentor engineers, and collaborate across analog design, verification, physical design, test, applications, and product teams. 

Responsibilities :

Digital Architecture & RTL Design 

  • Translate product and circuit requirements into robust digital microarchitecture and detailed block specifications. 

  • Design optimized RTL for control, sequencing, protection, diagnostics, trimming, communication, test, and low-power functions within power and analog ICs. 

  • Own block-level integration and contribute to chip-level digital architecture, interfaces, clocking, reset, power-state, and register-map decisions. 

  • Make and document trade-offs across functionality, area, power, testability, timing, reuse, and implementation risk. 

Implementation, Timing & DFT 

  • Develop synthesizable Verilog/SystemVerilog RTL, synthesis scripts, timing constraints, and implementation collateral. 

  • Own or guide synthesis, lint, CDC/RDC, low-power checks, static timing analysis, and handoff to physical design. 

  • Support DFT architecture and implementation, including scan insertion, ATPG enablement, test modes, and production-test requirements. 

  • Work with place-and-route teams on timing closure, congestion, power, and post-layout issues. 

Verification & Silicon Support 

  • Collaborate with verification engineers on verification planning, assertions, coverage, debug, and specification closure. 

  • Develop directed tests, reference checks, or test vectors where useful to accelerate design validation and production-test development. 

  • Support gate-level and post-layout verification, silicon bring-up, device evaluation, failure analysis, and root-cause investigation. 

  • Develop and document practical workarounds where device errata or silicon limitations require them. 

Technical Leadership & Reuse 

  • Drive reusable RTL, design methodology, coding standards, review practices, and automation across projects. 

  • Mentor junior and mid-level digital engineers and lead architecture, RTL, and implementation reviews. 

  • Identify technical and schedule risks early and communicate clear options and recommendations to project leadership. 

  • Collaborate effectively with analog, applications, test, layout, CAD, and product teams across global locations. 

Qualifications

  • Bachelor or Masters degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related discipline. 

  • 10+ years of relevant experience in digital design, RTL development, and implementation for semiconductor products. 

  • Deep hands-on experience in logic design, microarchitecture, Verilog/SystemVerilog RTL coding, synthesis, and static timing analysis. 

  • Experience designing digital control logic embedded in PMICs, power-management, automotive, audio, or other mixed-signal integrated circuits. 

  • Strong understanding of clocks, resets, low-power states, finite-state machines, register interfaces, fault handling, and hardware-software interaction. 

  • Hands-on experience developing block-level and top-level timing constraints for STA and physical-design sign-off. 

  • Working knowledge of DFT, scan insertion, ATPG, test modes, CDC/RDC analysis, lint, and gate-level verification. 

  • Experience with scripting and automation using TCL, Python, Perl, shell, or similar languages. 

  • Proven ability to own complex design blocks, influence chip-level decisions, mentor engineers, and lead technical reviews. 

  • Self-driven, results-oriented, and able to deliver high-quality designs under tight schedules in a multisite and multicultural environment. 

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Skills Required

  • Bachelor's or master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related discipline
  • 10+ years of relevant experience in digital design, RTL development, and semiconductor implementation
  • Deep hands-on experience in logic design, microarchitecture, Verilog/SystemVerilog RTL coding, synthesis, and static timing analysis
  • Experience designing digital control logic embedded in PMICs, power-management, automotive, audio, or other mixed-signal ICs
  • Strong understanding of clocks, resets, low-power states, finite-state machines, register interfaces, fault handling, and hardware-software interaction
  • Hands-on experience developing block-level and top-level timing constraints for static timing analysis and physical-design sign-off
  • Working knowledge of DFT, scan insertion, ATPG, test modes, CDC/RDC analysis, lint, and gate-level verification
  • Experience with scripting and automation using TCL, Python, Perl, shell, or similar languages
  • Ability to own complex design blocks, influence chip-level decisions, mentor engineers, and lead technical reviews
  • Ability to deliver high-quality designs under tight schedules in a multisite and multicultural environment

Renesas Electronics Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Renesas Electronics and has not been reviewed or approved by Renesas Electronics.

  • Fair & Transparent Compensation Feedback suggests pay is generally fair-to-good across many roles, with base pay aligned to prevailing market levels in multiple U.S. locations. Engineering and leadership tracks can be competitive on total compensation, reinforcing a sense that pay can meet market expectations in key job families.
  • Healthcare Strength Feedback suggests core medical, dental, and vision coverage is solid and well-regarded by employees. Day-one eligibility in U.S. roles is described, supporting confidence in access and continuity of care.
  • Leave & Time Off Breadth Feedback suggests PTO, paid holidays, sick time, and parental leave provide a comprehensive time-off framework. Company initiatives like Renesas Day and meeting-light Focus Fridays further support time away and balance.

Renesas Electronics Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Tokyo
10,040 Employees

What We Do

We're the world's leading semiconductor manufacturer. Our mission is to make our lives easier and a world that's safer, healthier, greener, and smarter.

Similar Jobs

Hybrid
3 Locations
289097 Employees
Hybrid
Bengaluru, Bengaluru Urban, Karnataka, IND
289097 Employees
Hybrid
Bengaluru, Bengaluru Urban, Karnataka, IND
289097 Employees

Circle Logo Circle

Senior Analyst, Investigation Operations

Blockchain • Fintech • Payments • Financial Services • Cryptocurrency • Web3
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
1050 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account