The Role
Seeking a Senior Layout Designer with 10+ years of experience in high-speed low noise layout design and expert in Cadence tools.
Summary Generated by Built In
For an exciting well-funded start-up, we are looking for layout engineers.
You will develop high end ADC/DAC in an advanced process for optical communication.
Minimum Qualifications
Experience of 10+ years in sub micro process (2n up to 16n TSMC)
This experience must include:
- Expertise in technical leading high speed low noise layout design
- Expertise in Cadence Layout tools
- TSMC FIN FET and/or Gate All Around technologies design
- Good understanding of schematic flow
- Teamwork
- Experience in tape-out procedures
Preferred Qualifications
- Highly motivated
- Learning abilities
- Good communication
- Experience in both Mentor and Cadence tools is an advantage
Top Skills
Cadence Layout Tools
Gate All Around Technologies
Mentor Tools
Tsmc Fin Fet
Am I A Good Fit?
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.
Success! Refresh the page to see how your skills align with this role.
The Company
What We Do
We are a semiconductor startup that has brought together a world-class team of ASIC designers, optical communications experts and seasoned investors that excel at creating disruptive technologies.
Together, we are building a novel semiconductor technology that will transform the datacenter and telecommunications industries.
.jpeg)
