The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale.
SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for enterprise and government organizations. Powered by the intelligent SN40L chip, the SambaNova Suite is a fully integrated platform, delivered on-premises or in the cloud, combined with state-of-the-art open-source models that can be easily and securely fine-tuned using customer data for greater accuracy. Once adapted with customer data, customers retain model ownership in perpetuity, so they can turn generative AI into one of their most valuable assets.
The hardware design team writes the RTL for SambaNova's RDU, the processor behind our AI workload acceleration systems, covering the compute, memory, and networking subsystems. Engineers own specific blocks inside a larger subsystem, working alongside the principal engineers and architects who set its direction. A block stays with the engineer who wrote it through PPA closure, tapeout, and bring-up, so you debug your own design in silicon.
SambaNova Senior Hardware Design Engineers design component units of the Reconfigurable Dataflow Unit (RDU) ASICs deployed in our AI workload acceleration systems. You will work alongside principal engineers, architects, design verification engineers, and physical design engineers to implement innovative features in hardware that provide unique value to SambaNova.
In this role you will take ownership of blocks within a larger subsystem — contributing sections of the microarchitecture specification, writing and debugging the RTL, and carrying your blocks through implementation, tapeout, and silicon bring-up. You will grow your scope over time as you build depth in our architecture.
This role is onsite, based in either our San Jose, CA or Austin, TX office.
ResponsibilitiesSome of your responsibilities will include...
- Work with principal engineers and architects to author sections of the microarchitecture specification for compute, memory, or networking subsystems.
- Code, integrate, and debug SystemVerilog RTL for assigned blocks through the chip implementation and production lifecycle.
- Meet Power, Performance, and Area (PPA) targets for your blocks using advanced digital design techniques for high-speed design.
- Partner with design verification and physical design engineers to converge on functionality, timing, and area.
- Implement SystemVerilog Assertions (SVA) and run lint, CDC, and LEC flows to check design intent and keep blocks clean.
- Participate in design reviews, presenting your design decisions and incorporating feedback.
- Support post-silicon bring-up and debug for the blocks you own.
- Contribute to design flow improvements, including AI and automation in EDA tool methodologies.
- Master's degree in Computer Engineering or Electrical Engineering with 3–5 years of relevant experience, or Bachelor's degree with 5–7 years.
- Solid foundation in computer architecture and digital logic design.
- Strong SystemVerilog RTL design skills for high-speed, high-performance ASICs.
- Experience making design decisions that trade off Power, Performance, and Area (PPA).
- Working knowledge of industry-standard interconnects and protocols (e.g., AXI, PCIe, Ethernet, HBM/DDR).
- Experience with digital logic synthesis tools and Static Timing Analysis (STA).
- Proficiency with industry-standard tools for linting, Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC).
- Experience implementing SystemVerilog Assertions (SVA) to check design intent.
- Familiarity with tools and simulators for hardware performance analysis and tuning.
- Familiarity with Git for managing release cycles.
- Scripting skills in Python and Linux shell.
- Ability to work onsite in San Jose, CA or Austin, TX.
- Exposure to a full ASIC development cycle through tapeout and production silicon.
- Interest in or knowledge of AI workload acceleration techniques.
- Experience with low-power design techniques (clock gating, DVFS) at advanced process nodes.
- Exposure to emulation or FPGA prototyping platforms for pre-silicon validation.
Base Salary Range:
Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified.
EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.
Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.
Skills Required
- Master’s degree in Computer Engineering or Electrical Engineering with 3–5 years of relevant experience
- Bachelor’s degree in Computer Engineering or Electrical Engineering with 5–7 years of relevant experience
- Foundation in computer architecture and digital logic design
- SystemVerilog RTL design experience for high-speed, high-performance ASICs
- Experience making Power, Performance, and Area (PPA) tradeoffs
- Working knowledge of industry-standard interconnects and protocols such as AXI, PCIe, Ethernet, HBM, or DDR
- Experience with digital logic synthesis tools and Static Timing Analysis
- Experience with linting, Clock Domain Crossing, and Logical Equivalence Checking tools
- Experience implementing SystemVerilog Assertions
- Familiarity with hardware performance analysis and tuning tools and simulators
- Familiarity with Git for managing release cycles
- Python and Linux shell scripting skills
- Ability to work onsite in San Jose, California or Austin, Texas
- Exposure to a full ASIC development cycle through tapeout and production silicon
- Interest in or knowledge of AI workload acceleration techniques
- Experience with low-power design techniques such as clock gating or DVFS at advanced process nodes
- Exposure to emulation or FPGA prototyping platforms for pre-silicon validation
What We Do
AI is changing the world and at SambaNova, we believe that you don’t need unlimited resources to take advantage of the most advanced, valuable AI capabilities - capabilities that are helping organizations explore the universe, find cures for cancer, and giving companies access to insights that provide a competitive edge. We deliver the world’s fastest and only complete AI solution for enterprises and governments with world-record inference performance and accuracy. Powered by the SambaNova SN40L Reconfigurable Dataflow Unit (RDU), organizations can build a technology backbone for the next decade of AI innovation with SambaNova Suite. Our fully integrated hardware-software system, DataScale®, enables organizations to train, fine-tune, and deploy the most demanding AI workloads using the largest and most challenging models. Most recently, with the launch of our newest offering, SambaNova Cloud, developers can supercharge AI-powered applications on Llama 3.2 models. SambaNova was founded in 2017 in Palo Alto, California, by a group of industry luminaries, business leaders, and world-class innovators who understand AI. Today, we’ve built an incredibly smart and motivated team dedicated to making a lasting impact on the industry and equipping our customers to thrive in the new era of AI.
Why Work With Us
As a talent first company, we aim to hire the greatest and most innovative minds in the industry- driving the next generation of AI computing where no barrier is too high and the possibilities are truly limitless. We encourage our peers to take risks and take the initiative to make a lasting impact on the AI and ML industries.
Gallery
