Senior Debug Verification Engineer

Posted 5 Days Ago
Be an Early Applicant
San Jose, CA, USA
In-Office
149K-215K Annually
Senior level
Artificial Intelligence • Internet of Things • Machine Learning
The Role
The role involves verifying design architectures using UVM methodology, creating test cases, and coordinating with cross-functional teams for full coverage verification.
Summary Generated by Built In
Job Details:

Job Description:

About Altera

At Altera™, our independence as the world’s largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

As a Sr. Debug Design Verification Engineer, you will be responsible for Design for Debug architecture verification related tasks including creating test cases and test bench using UVM methodology. Capacity could include full chip and/or system functional verification with defining verification strategies, methodology and test plan to enable effective verification. Coordinate cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan. Using system full application to verify performance and identify short falls.

Key Responsibilities:

  • Pre-silicon system verification. This include SoC, FPGA & Full Chip design verification.

  • Create testcase and testbench with UVM methodology

  • Fullchip/system functional verification, by defining verification strategies/methodology​​ and test plan to enable effective verification

  • Experience with Design for Debug (JTAG, High speed USB, PCIe based debug, Visualization of Internal Signal) architecture and design verification of same.

  • Experience with ARM and RISC Debug Architectures is desired with focus on design verification.

  • Any prior working experience on UltraSoC/ Tessent Embedded Analytics Debug Architecture will be a plus but not must for this position.

  • Coordinate/interface cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan

  • Experience on Emulation will be an add on.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. 

$149,100 - $215,000 USD

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

#MD-1

Qualifications:

Minimum Qualifications

  • 8+ years of experience with complex ASIC designs and/or verification

  • 8+ years of experience with SystemVerilog language

  • 8+ years of experience on UVM verification methodology, and formal verification method

  • 8+ years of experience scripting in Linux/ Unix environments as well as proficiency in Perl and or Python is desirable.

  • Strong communication skills and the ability to work with a team spread across different geography sites

Job Type: Regular

Shift:Shift 1 (United States of America)

Primary Location:San Jose, California, United States

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Skills Required

  • 8+ years of experience with complex ASIC designs and/or verification
  • 8+ years of experience with SystemVerilog language
  • 8+ years of experience on UVM verification methodology, and formal verification method
  • 8+ years of scripting experience in Linux/Unix environments
  • Proficiency in Perl and/or Python is desirable

Altera (altera.com) Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Altera (altera.com) and has not been reviewed or approved by Altera (altera.com).

  • Retirement Support Feedback suggests retirement programs are robust, with offerings such as a 401(k) and a pension. This breadth supports long-term financial security.
  • Leave & Time Off Breadth Feedback suggests time-off policies are generous, including PTO, paid sick days, and paid holidays. Wellness initiatives like gym memberships further support balance.
  • Parental & Family Support Feedback suggests parental leave is generous. Family-building support, including fertility benefits and adoption reimbursement, is highlighted as part of the package.

Altera (altera.com) Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Jose, California
1,612 Employees
Year Founded: 1983

What We Do

Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Similar Jobs

Tapestry - Coach and Kate Spade Logo Tapestry - Coach and Kate Spade

Assistant Store Leader

eCommerce • Fashion • Other • Retail • Sales • Wearables • Design
Hybrid
Santa Anita, Arcadia, CA, USA
16000 Employees
19-38 Hourly

Tapestry - Coach and Kate Spade Logo Tapestry - Coach and Kate Spade

Temporary Associate

eCommerce • Fashion • Other • Retail • Sales • Wearables • Design
Hybrid
Milpitas, CA, USA
16000 Employees
15-24 Hourly

Relativity Space Logo Relativity Space

Senior GNC Simulation Engineer

Aerospace • Hardware • Robotics • Software • Manufacturing
Easy Apply
In-Office
Long Beach, CA, USA
2200 Employees
148K-204K Annually

Relativity Space Logo Relativity Space

Global Supply Manager, Horizon

Aerospace • Hardware • Robotics • Software • Manufacturing
Easy Apply
In-Office
Long Beach, CA, USA
2200 Employees
98K-134K Annually

Similar Companies Hiring

Idler Thumbnail
Artificial Intelligence
San Francisco, California
6 Employees
Bellagent Thumbnail
Artificial Intelligence • Machine Learning • Business Intelligence • Generative AI
Chicago, IL
20 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account