Senior Analog IC Design Engineer

Posted 2 Days Ago
Be an Early Applicant
San Jose, CA, USA
In-Office
211K-211K Annually
Senior level
Semiconductor • Manufacturing
The Role
Design and develop analog and mixed-signal IC blocks from architecture through post-silicon verification. Responsibilities include circuit simulation, collaboration with mask designers, integration into complex digital chips, post-silicon test planning and debugging, and mentoring junior engineers. The role requires expertise in advanced FinFET technologies, AMS design flows, Cadence tools, and circuits such as SerDes, PLLs, ADCs/DACs, regulators, and clocking systems.
Summary Generated by Built In
Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description:

We are looking for a Senior Analog IC Design Engineer to join our team. This person is responsible for the design and development of analog, mixed-signal IC circuit blocks from initial specification and architecture to final, post-silicon verification to ensure specifications are met.

Responsibilities include:

  • Analog, mixed-signal circuit design and simulation

  • Work with mask designers to deliver physical design

  • Integration of analog/mixed-signal blocks into large, complex, digital chips

  • Define bench-level test plans for post-silicon characterization and debug

  • Lead/mentor junior engineers

Qualifications:

  • BS, MS, and/or PhD in Electrical Engineering or related fields

  • Multiple years of experience working in analog/mixed-signal circuit design (BSEE, 10+ years, MS 8+ years, PhD 5+ years)

  • Proven design experience in most of the following analog, mixed-signal circuits: SerDes receivers/transmitters, low-jitter PLLs, oscillators, phase interpolators, ADC/DAC, high speed clock distribution, bandgap/bias, and voltage regulators

  • In-depth knowledge of transistor mismatch, linearity, stability, low-power and low-noise techniques

  • Experience designing circuits in advanced FinFET technologies

  • Proficient in AMS design flows, tools, and methodologies like Cadence schematic capture, Virtuoso, Spectre, layout, and analog behavioral modeling

  • Detailed oriented, with excellent problem-solving skills, communication skills, and the ability to work collaboratively in a fast-paced, team environme

Pay & Benefits

Consistent with Lattice Semiconductor values and applicable law, we provide the following information to promote pay transparency and equity. We have a market-based pay structure which varies by location.  Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience. 

For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location.  The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee.

Base Pay Range

211200

In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity.  In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more! 

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in the United States.

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.  Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry. 


Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.  Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win.  For more information about how our FPGA, CPLD and programmable power management  devices help our customers unlock their innovation, visit 
www.latticesemi.com.  You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.  Applications are welcome from all qualified candidates.

 

As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire. We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations.

Skills Required

  • BS, MS, and/or PhD in Electrical Engineering or a related field
  • Multiple years of experience in analog and mixed-signal circuit design: BSEE with 10+ years, MS with 8+ years, or PhD with 5+ years
  • Design experience with most of the following: SerDes receivers/transmitters, low-jitter PLLs, oscillators, phase interpolators, ADC/DAC, high-speed clock distribution, bandgap/bias, and voltage regulators
  • In-depth knowledge of transistor mismatch, linearity, stability, low-power, and low-noise techniques
  • Experience designing circuits in advanced FinFET technologies
  • Proficiency with AMS design flows, tools, and methodologies including Cadence schematic capture, Virtuoso, Spectre, layout, and analog behavioral modeling
  • Strong problem-solving, communication, collaboration, and attention-to-detail skills
  • Successful background and reference checks
  • Satisfactory proof of authorization to work in the United States
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Hillsboro, OR
975 Employees
Year Founded: 1983

What We Do

Lattice Semiconductor (NASDAQ: LSCC) is the low power programmable leader. We solve customer problems across the network, from the Edge to the Cloud, in the growing communications, computing, industrial, automotive and consumer markets. Our technology, long-standing relationships, and commitment to world-class support lets our customers quickly and easily unleash their innovation to create a smart, secure and connected world. Lattice was founded in 1983 and is headquartered in Hillsboro, Oregon with major operations in San Jose, California, Shanghai, China, and Manila, Philippines.

Similar Jobs

Lattice Semiconductor Logo Lattice Semiconductor

Design Engineer

Semiconductor • Manufacturing
In-Office
San Jose, CA, USA
975 Employees
211K-211K Annually

Cisco Logo Cisco

Design Engineer

Cloud • Information Technology • Internet of Things • Professional Services • Software
Hybrid
San Jose, CA, USA
77500 Employees
179K-329K Annually

PsiQuantum Logo PsiQuantum

Design Engineer

Hardware • Manufacturing
In-Office
Palo Alto, CA, USA
265 Employees
168K-197K Annually
Remote or Hybrid
2 Locations
132624 Employees

Similar Companies Hiring

Fortune Brands Innovations Thumbnail
Manufacturing
Deerfield, IL
10000 Employees
Rosendin Thumbnail
Other • Manufacturing
San Jose, CA
6219 Employees
Amalgamated Sugar Thumbnail
Food • Greentech • Agriculture • Industrial • Manufacturing
Boise, Idaho
768 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account