Senior Serdes and Memory IP AE Group Director

Sorry, this job was removed at 12:14 a.m. (UTC) on Thursday, May 21, 2026
Be an Early Applicant
San Jose, CA, USA
In-Office
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
The Role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Sr. Group Director – Memory and Serdes Applications

Position Overview

Cadence is seeking a motivated, detail-oriented, and creative leader to join the North America IP Sales team as the Senior Director of Applications Engineering for our Design IP portfolio. The ideal candidate is an experienced High-Speed Interface Technologist who excels at leading multiple teams of skilled engineers and collaborating with customers to develop solutions for their System/ASIC/SoC designs using the Cadence Serdes and memory IP portfolio. This is a pre-sales role, well-suited for someone with System/ASIC/SoC design experience, strong interpersonal and communication skills, and a commitment to ensuring customer success. The position offers the opportunity to work across various market segments, including AI, Cloud, Networking, and Storage, as well as designs, foundries, and leading-edge processes. The successful candidate will build credibility by addressing the most challenging high-speed interface and memory problems.

Key Responsibilities
  • Lead and mentor a high-performing team of senior application engineers focused on technical presales for high-speed interface PHYs and controllers.
  • Develop strategies to secure complex bundle IP and services deals that encompass memory, Serdes, and foundation IPs.
  • Establish the infrastructure and methodology necessary to integrate new IP acquisitions and drive efficiency improvements using AI.
  • Develop customer solutions by leveraging the broad Cadence IP portfolio.
  • Collaborate with sales and marketing teams to identify and understand customers’ technical and business challenges.
  • Educate customers on how Cadence's IP products address their requirements and assist them in evaluating the IP, with support from product R&D teams.
  • Influence the IP product development roadmap by communicating customer needs to product R&D teams.
  • Stay informed about industry trends and protocol evolutions at JEDEC, PCI-SIG, and other standards bodies.
  • Manage and support customer engagements through on-site or remote technical interactions, including providing demos, supporting evaluations, resolving technical issues, addressing competitive challenges, and regularly communicating status across cross-functional teams.
Qualifications and Experience
  • MSEE with 20+ years of relevant experience, or PhD with 15+ years of relevant experience.
  • Management experience leading a highly technical team.
  • Previous experience in selecting, using, designing, or supporting PHY and controller interface IP, internally or externally.
  • Understanding of the latest SoC architectures and system-level design practices for market segments such as AI, HPC, mobile, storage, automotive, networking, and IoT, with a particular focus on IP requirements.
  • Prior experience and knowledge of one or more interface, memory, and connectivity protocols, including DDR, LPDDR, HBM, PCIe, CXL, UCIe, and Ethernet.
  • Familiarity with state-of-the-art SoC design implementation and development flow, including RTL design, synthesis and static timing analysis, physical design flow, testbench creation and simulation, some exposure to analog/mixed-signal design and verification flows, and basic knowledge of foundry, package, and PCB design flows and technologies.
  • Prior IP or SoC design experience is highly desirable.
  • Ability to understand and communicate complex technical requirements, challenges, and solutions clearly in both verbal and written formats.
  • Proven ability to organize, conduct, and coordinate meetings involving multiple internal and external teams.
  • Willingness to travel approximately 10% of the time to visit customers, sales teams, and engineering locations.

The annual salary range for California is $187,600 to $348,400. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Cadence Design Systems Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Cadence Design Systems and has not been reviewed or approved by Cadence Design Systems.

  • Equity Value & Accessibility A discounted ESPP with a lookback feature and equity included in total compensation make ownership broadly accessible and potentially meaningful. Structured compensation at an industry leader adds predictability to equity participation.
  • Healthcare Strength Medical, dental, and vision coverage are described as solid, with mental‑health/EAP and fertility support enhancing the offering. The breadth across core care and family‑building needs strengthens the healthcare package.
  • Leave & Time Off Breadth Global Recharge Days, volunteer time off, and companywide breaks indicate a comprehensive time‑off framework. In addition, many salaried roles are described as having flexible or generous PTO policies.

Cadence Design Systems Insights

Similar Jobs

Micron Technology Logo Micron Technology

Principal AI Security Technologist & AI Transformation

Artificial Intelligence • Hardware • Information Technology • Machine Learning
In-Office
4 Locations
45000 Employees
143K-303K Annually

Micron Technology Logo Micron Technology

Director, Corporate Narrative & Messaging

Artificial Intelligence • Hardware • Information Technology • Machine Learning
In-Office
3 Locations
45000 Employees
155K-322K Annually

Micron Technology Logo Micron Technology

Principal Corporate Narrative & Messaging Lead

Artificial Intelligence • Hardware • Information Technology • Machine Learning
In-Office
3 Locations
45000 Employees
127K-288K Annually

DigitalOcean Logo DigitalOcean

Senior Security Engineer

Artificial Intelligence • Cloud • Software • Infrastructure as a Service (IaaS)
In-Office
San Francisco, CA, USA
1400 Employees
141K-176K Annually
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Jose, CA
8,216 Employees
Year Founded: 1988

What We Do

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and IP are used by customers to deliver products to market faster. The company's Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud, data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For.

Similar Companies Hiring

Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
42 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account