Product Development Engineer

Posted 9 Days Ago
Be an Early Applicant
San Jose, CA, USA
In-Office
106K-154K Annually
Senior level
Artificial Intelligence • Internet of Things • Machine Learning
The Role
Develop and own manufacturing test content for FPGA reset/configuration and Secure Device Manager. Implement DFT strategies (scan, ATPG, MBIST, IJTAG), run pre-silicon test simulations, collaborate with RTL/DFT/verification teams, analyze test results and silicon failures, and optimize test time, cost, and yield.
Summary Generated by Built In
Job Details:

Job Description:

About Altera

At Altera™, our independence as the world’s largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.


About the Role

Altera is searching for a Product Development Engineer to join our Manufacturing Content Development Engineering Group!

The Manufacturing Content Development Engineering Group is responsible for architecting, developing, validating and productizing high quality manufacturing test content for FPGAs to screen out any manufacturing defects and thus guaranteeing the highest quality of outgoing parts to customers.

Key Responsibilities:

  • Own manufacturing test content development for FPGA Reset and Configuration architectures, including Secure Device Manager (SDM), configuration interfaces, reset controllers, boot flows, and related infrastructure IPs.

  • Develop and implement DFT strategies utilizing Scan, ATPG, MBIST, IJTAG, and functional test methodologies to maximize fault coverage.

  • Perform pre-silicon test pattern simulation and validation to ensure test effectiveness prior to tape-out.

  • Collaborate with RTL, DFT, and Design Verification teams to ensure robust testability features are implemented early in the design cycle.

  • Analyze test results, debug silicon failures, and provide root cause analysis.

  • Work with manufacturing and test teams to optimize test time, cost, and quality.

  • Analyze early customer returns with emphasis on driving test hole closure activities.

  • Drive test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations.

  • Stay updated with industry trends and emerging DFT/test technologies.

Salary Range 

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.  

 

$106,200 - $153,675 USD 

 

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

#LI-MD1 

Qualifications:

Minimum Qualifications:

Bachelor's Degree or Master's Degree in Electrical Engineering, or related field (or other related Engineering degree) with 5+ years of industry experience in the following:

  • Experience in IC design and IC test.

  • Experience with FPGA Reset, Configuration, SDM, or DFX architectures.

  • Experience in DFT methodologies such as scan chains, Memory BIST, ATPG, boundary scan, test compression, IJTAG and JTAG networks

  • Experience with RTL design, synthesis, and verification flows.

  • Experience with fault grading, test time analysis, test coverage analysis, and test yield enhancement.

  • Scripting skills in Python, Perl, TCL, or similar.

  • Semiconductor manufacturing test processes.

  • Digital and analog circuit fundamentals.

Job Type: Regular

Shift:Shift 1 (United States of America)

Primary Location:San Jose, California, United States

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Skills Required

  • Bachelor's or Master's Degree in Electrical Engineering or related field with 5+ years industry experience
  • Experience in IC design and IC test
  • Experience with FPGA Reset, Configuration, Secure Device Manager (SDM), or DFX architectures
  • Experience with DFT methodologies (scan chains, Memory BIST, ATPG, boundary scan, test compression, IJTAG, JTAG)
  • Experience with RTL design, synthesis, and verification flows
  • Experience with fault grading, test time analysis, test coverage analysis, and test yield enhancement
  • Scripting skills in Python, Perl, TCL, or similar
  • Knowledge of semiconductor manufacturing test processes
  • Understanding of digital and analog circuit fundamentals

Altera (altera.com) Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Altera (altera.com) and has not been reviewed or approved by Altera (altera.com).

  • Retirement Support Feedback suggests retirement programs are robust, with offerings such as a 401(k) and a pension. This breadth supports long-term financial security.
  • Leave & Time Off Breadth Feedback suggests time-off policies are generous, including PTO, paid sick days, and paid holidays. Wellness initiatives like gym memberships further support balance.
  • Parental & Family Support Feedback suggests parental leave is generous. Family-building support, including fertility benefits and adoption reimbursement, is highlighted as part of the package.

Altera (altera.com) Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Jose, California
1,612 Employees
Year Founded: 1983

What We Do

Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Similar Jobs

In-Office
Milpitas, CA, USA
10001 Employees
118K-200K Annually

SpaceX Logo SpaceX

Software Engineer

Aerospace • Other
In-Office
Hawthorne, CA, USA
8879 Employees
125K-175K Annually
In-Office
Milpitas, CA, USA
10001 Employees
118K-200K Annually
In-Office
Sunnyvale, CA, USA
12000 Employees

Similar Companies Hiring

Legora Thumbnail
Artificial Intelligence • Legal Tech • Software
Chicago, Illinois
700 Employees
Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
42 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account