Product Development Engineer

Posted 2 Days Ago
Be an Early Applicant
San Jose, CA
In-Office
114K-165K Annually
Senior level
Artificial Intelligence • Internet of Things • Machine Learning • Semiconductor
The Role
The Product Development Engineer develops DFT strategies for FPGAs, collaborates with design teams, implements test plans, and analyzes test results to optimize manufacturing quality.
Summary Generated by Built In
Job Details:

Job Description:

For decades, Altera has been at the forefront of programmable logic technology. Our commitment to innovation has empowered countless customers to create groundbreaking solutions that have transformed industries.

Join us in our journey to becoming the world's #1 FPGA company!

Altera is searching for a Product Development Engineer to join our Manufacturing Content Development Engineering Group!

The Manufacturing Content Development Engineering Group is responsible for architecting, developing, validating and productizing high quality manufacturing test content for FPGAs to screen out any manufacturing defects and thus guaranteeing the highest quality of outgoing parts to customers.

Other responsibilities of the Product Development Engineer include but are not limited to:

  • Develop and implement DFT strategies for FPGAs, including scan insertion, BIST (Built-In Self-Test), and test compression techniques.

  • Collaborate with RTL design and verification teams to ensure testability features are embedded efficiently.

  • Define and implement test plans, patterns, and fault models to ensure optimal test coverage and yield.

  • Develop and maintain ATPG (Automatic Test Pattern Generation), MBIST, and other manufacturing test content flows and scripts.

  • Perform pre-silicon test pattern simulation and validation to ensure test effectiveness prior to tape-out.

  • Analyze test results, debug silicon failures, and provide root cause analysis.

  • Work with manufacturing and test teams to optimize test time, cost, and quality.

  • Analyze early customer returns with emphasis on driving test hole closure activities.

  • Drive test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations.

  • Stay updated with industry trends and emerging DFT/test technologies.

Salary Range 

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.  

$113,700 - $164,700 USD

 

We use artificial intelligence to screen, assess, or select applicants for the position. 

Qualifications:

Minimum Required Qualifications:

BS/MS in Electrical Engineering, or equivalent (or other related Engineering degree) with 7+ years of industry experience in the following:

  • Experience in IC design and IC test.

  • Experience in DFT methodologies such as scan chains, Memory BIST, ATPG, boundary scan, test compression, IJTAG and JTAG networks

  • Test development tools (e.g., TessentIJTAG, Tessent MemoryBIST, FastScan, Tessent Shell etc).

  • Experience with RTL design, synthesis, and verification flows.

  • Experience with fault grading, test time analysis, test coverage analysis, and test yield enhancement.

  • Scripting skills in Python, Perl, TCL, or similar.

  • Semiconductor manufacturing test processes.

  • Digital and analog circuit fundamentals.

Preferred Qualifications:

  • Master's Degree in Electrical Engineering, or equivalent (or other related Engineering degree).

  • Experience with Tessent MBIST flows for pattern development and knowledge of memory repair schemes and Memory algorithms is a plus.

  • Post-silicon experience including pattern conversion, Automated Test Equipment (ATE) pattern bring-up and silicon characterization is a plus.

Job Type: Regular

Shift:Shift 1 (United States of America)

Primary Location:San Jose, California, United States

Additional Locations:Oregon Hillsboro

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Top Skills

Atpg
Boundary Scan
Dft Strategies
Ic Design
Ic Test
Ijtag
Jtag
Memory Bist
Perl
Python
Scan Chains
Tcl
Tessent
Test Compression
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Jose, California
1,612 Employees
Year Founded: 1983

What We Do

Altera: Accelerating Innovators
Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Similar Jobs

The Toro Company Logo The Toro Company

Senior Engineer

Greentech • Other • Real Estate
In-Office
Riverside, CA, USA
10001 Employees
111K-162K Annually

KLA Logo KLA

Development Engineer

Hardware • Semiconductor
In-Office
Milpitas, CA, USA
10001 Employees
114K-194K Annually

KLA Logo KLA

Development Engineer

Hardware • Semiconductor
In-Office
Milpitas, CA, USA
10001 Employees
114K-194K Annually

Altera (altera.com) Logo Altera (altera.com)

Development Engineer

Artificial Intelligence • Internet of Things • Machine Learning • Semiconductor
In-Office
San Jose, CA, USA
1612 Employees
102K-147K Annually

Similar Companies Hiring

Standard Template Labs Thumbnail
Software • Information Technology • Artificial Intelligence
New York, NY
10 Employees
Scotch Thumbnail
Software • Retail • Payments • Fintech • eCommerce • Artificial Intelligence • Analytics
US
25 Employees
Idler Thumbnail
Artificial Intelligence
San Francisco, California
6 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account