Principal Test Engineer

Reposted 13 Days Ago
Be an Early Applicant
San Jose, CA
In-Office
209K-230K Annually
Senior level
Big Data • Information Technology
The Role
Lead ATE Test solutions for complex mixed-signal SoC products; define test strategies, interact with manufacturing partners, and oversee product from design to high-volume production.
Summary Generated by Built In

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. Discover more at www.asteralabs.com.

Job Description

We are looking for Principal Test Engineers with proven experience in developing and supporting complex mixed-signal silicon SoC products to lead ATE Test solutions. The ideal candidate will develop and oversee SoC test strategy, interact with manufacturing partners, define, and implement ATE programs and own the product from design, initial samples all the way through high volume production ramp. The candidate should have working knowledge of communication/interface protocols such as PCI-Express (Gen-4/5/6), Ethernet, Infiniband, DDR, NVMe, USB, etc.

Basic Qualifications

  • Strong academic and technical background in electrical engineering. At minimum, a Bachelor’s in EE is required, and a Master’s is preferred.
  • ≥8-year experience releasing complex SoC/silicon products to high volume manufacturing.
  • Working knowledge of high-speed protocols like PCIe, Ethernet, Infiniband, DDR, NVMe, USB, etc.
  • Professional attitude with ability to execute on multiple tasks with minimal supervision.
  • Strong team player with good communication skills to work alongside a team of high caliber engineers.
  • Entrepreneurial, open-mind behavior and can-do attitude.

Required Experience

  • Hands-on experience with high-speed mixed signal SoC test program/hardware development on multiple high-speed test platforms.
  • Collaboration with design team to define test strategy, create and own test plan.
  • Tester platform selection, design, and development of ATE hardware for wafer sort and final test.
  • Familiar with high-speed load board design techniques.
  • Proven track record of implementing ATE patterns to optimize tester resources and minimize ATE test time while maintaining product quality.
  • Strong knowledge and development of DFT techniques implemented in silicon that provide maximum defect and parametric device coverage – SCAN, MEMBIST, SerDes and other functional tests.
  • Skilled in control interfaces – I2C, I3C, SPI, MDIO, JTAG etc.
  • Expertise in production test of high speed SerDes operating at 16Gbps and higher.
  • Skilled in ATE programming, silicon/ATE bring-up, bench-ATE correlation and debug.
  • Experience with lab equipment including protocol analyzers and oscilloscopes.
  • Experience with using Advantest 93k ATE platform.
  • Proficiency in, at least, one modern programming language such as C/C++, Python.

Preferred Experience

  • Fluent in data processing using high level programming languages.
  • Experience in running External loopback at wafer sort.
  • Familiarity with modern databases

The base salary range is $209,000.00 USD – $230,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.  

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Top Skills

Advantest 93K Ate Platform
C/C++
Ddr
Ethernet
I2C
I3C
Infiniband
Jtag
Mdio
Nvme
Pci-Express
Python
Spi
Usb
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Santa Clara, CA
148 Employees
Year Founded: 2017

What We Do

Astera Labs Inc., a fabless semiconductor company headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout the data center.

Partnering with leading processor vendors, cloud service providers, seasoned investors, and world-class manufacturing companies, Astera Labs is helping customers remove performance bottlenecks in data-intensive systems that are limiting the true potential of applications such as artificial intelligence and machine learning.

The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable robust CXL, PCIe, and Ethernet connectivity.

Similar Jobs

In-Office
Santa Clara, CA, USA
16068 Employees
147K-230K Annually

K2 Space Corporation Logo K2 Space Corporation

Test Engineer

Defense • Manufacturing
In-Office
Los Angeles, CA, USA
137 Employees
150K-185K Annually
In-Office
Santa Clara, CA, USA
16068 Employees
147K-201K Annually
In-Office
Mountain View, CA, USA
14 Employees

Similar Companies Hiring

Axle Health Thumbnail
Logistics • Information Technology • Healthtech • Artificial Intelligence
Santa Monica, CA
17 Employees
Scrunch AI Thumbnail
Software • SEO • Marketing Tech • Information Technology • Artificial Intelligence
Salt Lake City, Utah
Standard Template Labs Thumbnail
Software • Information Technology • Artificial Intelligence
New York, NY
10 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account