Principal Design Engineer

Posted Yesterday
Be an Early Applicant
Cary, NC, USA
In-Office
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
The Role
Define and implement SoC-level DFT architecture, perform DFT insertion, verification, and coverage analysis, drive pre-silicon DFT sign-off, and support post-silicon debug and yield learning while collaborating across RTL, verification, physical design, and operations teams.
Summary Generated by Built In
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform…

As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug.

A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments.

Key responsibilities:

  • Define and implement SoC level DFT architecture for large and complex designs.
  • Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
  • Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
  • Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
  • Support post-silicon debug, failure analysis and yield learning.
  • Collaborate with RTL, verification, physical design and operation teams.

Qualifications:

  • BS with a minimum of 7 years of experience OR MS with a minimum of 5 years of experience OR PhD with a minimum of 1 year of experience
  • At least 3 years of hands-on experience in SoC DFT.

Must-have skills:

  • Strong expertise in SCAN, ATPG, MBIST.
  • Experience with pre-silicon validation and post-silicon debug.
  • Strong problem solving and debugging skills.
  • Ability to work effectively in a cross-functional engineering environment.

Good-to-have skills:

  • Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis.
  • Experience with IP-level DFT integration and reuse.
  • Exposure to low-power DFT considerations and complex clocking architectures.
  • Familiarity with manufacturing test flows and silicon yield improvement.
We’re doing work that matters. Help us solve what others can’t.

Skills Required

  • BS with a minimum of 7 years experience OR MS with a minimum of 5 years OR PhD with a minimum of 1 year
  • At least 3 years of hands-on experience in SoC DFT
  • Strong expertise in SCAN, ATPG, MBIST
  • Experience with pre-silicon validation and post-silicon debug
  • Strong problem solving and debugging skills
  • Ability to work effectively in a cross-functional engineering environment
  • Scripting experience (TCL, Perl, Python) for flow automation and analysis
  • Experience with IP-level DFT integration and reuse
  • Exposure to low-power DFT considerations and complex clocking architectures
  • Familiarity with manufacturing test flows and silicon yield improvement

Cadence Design Systems Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Cadence Design Systems and has not been reviewed or approved by Cadence Design Systems.

  • Equity Value & Accessibility A discounted ESPP with a lookback feature and equity included in total compensation make ownership broadly accessible and potentially meaningful. Structured compensation at an industry leader adds predictability to equity participation.
  • Healthcare Strength Medical, dental, and vision coverage are described as solid, with mental‑health/EAP and fertility support enhancing the offering. The breadth across core care and family‑building needs strengthens the healthcare package.
  • Leave & Time Off Breadth Global Recharge Days, volunteer time off, and companywide breaks indicate a comprehensive time‑off framework. In addition, many salaried roles are described as having flexible or generous PTO policies.

Cadence Design Systems Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Jose, CA
8,216 Employees
Year Founded: 1988

What We Do

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and IP are used by customers to deliver products to market faster. The company's Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud, data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For.

Similar Jobs

Marvell Technology Logo Marvell Technology

Principal Engineer

Artificial Intelligence • Automotive • Semiconductor
In-Office
Morrisville, NC, USA
6500 Employees
184K-273K Annually

Marvell Technology Logo Marvell Technology

Principal Engineer

Artificial Intelligence • Automotive • Semiconductor
In-Office
Morrisville, NC, USA
6500 Employees
184K-273K Annually

Marvell Technology Logo Marvell Technology

Principal Engineer

Artificial Intelligence • Automotive • Semiconductor
In-Office
Morrisville, NC, USA
6500 Employees
184K-273K Annually
Hybrid
Morrisville, NC, USA
10040 Employees

Similar Companies Hiring

Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
42 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account