Design verification of ASICs for Palladium.
- Position is based in Bangalore
- Will have to work at IP, Sub-System and SOC level verification.
- Test plan creation, functional coverage plan and coding of functional coverage bins.
- Will be involved in post silicon validation/bring up.
Job Requirements:
- Strong expertise in Verilog, HVL( SV/Specman e) with UVM/OVM/eRM methodology.
- Experience in functional coverage/code coverage/assertions development and closure.
- Experience in test plan creation.
- Exposure to PCIe and LPDDR verification.
- Strong debug skills
- Should be process oriented and have a passion for scripting/automation.
- Should be a good team player
- Effective cross-team communication and documentation skill is strongly preferred.
Minimal qualification requires BS/MS degree ECE or CS with 4+ years of experience in related fields.
We’re doing work that matters. Help us solve what others can’t.
What We Do
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and IP are used by customers to deliver products to market faster. The company's Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud, data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For.
