IP Integration Engineer

Reposted 24 Days Ago
Be an Early Applicant
Fort Collins, CO, USA
In-Office
91K-146K Annually
Senior level
Software • Semiconductor • Manufacturing
The Role
The IP Integration Engineer will develop die-to-die and die-to-memory PHY IP, collaborating with cross-functional teams to optimize ASIC designs and tackle technical challenges.
Summary Generated by Built In

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

IP Integration Engineer

Broadcom’s ASIC Product Division (APD) is focused on enabling customers to develop products with a sustainable and substantial competitive advantage.  APD does this by delivering best in class technology platforms, easy to integrate bleeding edge intellectual property, and by providing world class customer support.  APD’s customers span a wide range of industries developing ASICs for largest and most complex cloud computing AI engines, supercomputers, networking, to low power and most advanced wireless solutions, as some examples.

 

The IP Integration Engineer will be part of a cross functional design team developing die-to-die and die-to-memory PHY IP.  The PHYs are used broadly in APD's custom silicon ASIC products.   The successful candidate will be involved in the development of the physical composition (hardening of the PHY) as well as developing methodologies for integrating these into large complex 2.5D and 3.5D ASICs.  This individual must be highly motivated and capable of working both independently and as part of a team. This position is located in Fort Collins, CO.

Job Requirements:

  • A Bachelor’s Degree in Electrical or Computer Engineering and 12+ years of related experience; or Masters degree and 10+ years of related experience

  • Understanding of design trade offs for power, area, and speed in ASIC designs.

  • Have an understanding of the ASIC design flow including FET design, RTL, synthesis, timing, floorplanning, power planning, P&R, LVS, DRC, ...

  • Basic understanding of modern FET architecture including FinFET and Gate All-Around (GAA) topologies.

  • Experience with Cadence Innovus or equivalent toolset

  • Experience in reading timing reports from static timing tools such as Tempus or Primetime.

  • Strong verbal, written communication

  • Team player that can easily work with different personalities and skill levels

  • Ability to multitask and manage multiple technical issues in parallel

  • Well organized, methodical, and detail oriented

  • Must develop, accurately track, and meet commitments to product or engineering development schedules

 

Desired:

  • Experience with the Cadence Virtuoso design environment

  • Experience or coursework with RTL languages (i.e SystemVerilog, Verilog, VHDL)

  • Experience scripting in Skill, TCL, Ruby, Bash, Perl, Python, etc..

  • Familiar with timing reports and strategies for fixing violations

  • Experience or familiarity with Ansys Redhawk

  • Working knowledge with AI tools such as Chat GPT, Gemini, and/or Cursor

 

Typical Duties Include:

  • Develop a detailed understanding of Broadcom's die-to-die PHYs.

  • Work with multiple cross functional teams--analog design, digital design, physical composition, DFT, timing, and customers--to build PHYs

  • Work with physical composition teams and interposer design teams

  • Work with analog and physical composition teams to optimize the size and power delivery to high IO density PHYs

  • Work with teams to analyze power integrity (droop, EM, etc…) in various use cases and workloads

  • Develop/write PHY integration documentation for ASIC composition teams

  • Develop list of Checklist task for integration of PHY IP into ASICS

  • Work with IP build teams to complete quality crosschecks to ensure the quality of the PHYs

  • Help support customer and ASIC PHY integration questions


Compensation and Benefits


The annual base salary range for this position is USD 129,400.00 To USD 207,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills Required

  • A Bachelor's Degree in Electrical or Computer Engineering or equivalent
  • 5+ years of related experience; or Masters degree and 3+ years of related experience
  • Understanding of design trade offs for power, area, and speed in ASIC designs
  • Understanding of the ASIC design flow including FET design, RTL, synthesis, timing, floorplanning, power planning, P&R, LVS, DRC
  • Basic understanding of modern FET architecture including FinFET and Gate All-Around (GAA) topologies
  • Experience with Cadence Innovus or equivalent toolset
  • Experience in reading timing reports from static timing tools such as Tempus or Primetime
  • Strong verbal, written communication skills
  • Demonstrated ability to multitask and manage multiple technical issues in parallel
  • Experience with Cadence Virtuoso design environment
  • Experience or coursework with RTL languages (i.e SystemVerilog, Verilog, VHDL)
  • Experience scripting in Skill, TCL, Ruby, Bash, Perl, Python
  • Familiar with timing reports and strategies for fixing violations
  • Experience or familiarity with Ansys Redhawk
  • Working knowledge with AI tools such as Chat GPT, Gemini, and/or Cursor

Broadcom Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Broadcom and has not been reviewed or approved by Broadcom.

  • Equity Value & Accessibility Equity is used broadly through RSUs with quarterly or annual vesting, and an ESPP with a discount and look‑back that can add meaningful upside. Company disclosures show ongoing equity grants, including inducement RSUs tied to acquisitions, underscoring equity’s central role in total rewards.
  • Retirement Support A 401(k) plan with a competitive company match and immediate vesting is consistently highlighted, supporting long‑term savings. Tax‑advantaged accounts like HSA/FSA further strengthen the financial wellness toolkit.
  • Pay Growth & Progression Compensation ceilings in technical tracks are described as high, with wide ranges and very strong totals for experienced engineers. Sales compensation is also characterized as competitive, supporting attractive on‑target earnings.

Broadcom Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Palo Alto, CA
38,985 Employees
Year Founded: 1991

What We Do

Broadcom Inc. (NASDAQ: AVGO) is a global technology leader that designs, develops and supplies semiconductor and infrastructure software solutions.

Similar Jobs

CrowdStrike Logo CrowdStrike

Director, Customer Value Architects (Remote)

Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
Remote or Hybrid
USA
10000 Employees
165K-235K Annually

CrowdStrike Logo CrowdStrike

Sr. Agile Delivery Manager (Remote)

Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
Remote or Hybrid
USA
10000 Employees
145K-220K Annually

Sierra Space Logo Sierra Space

Systems Administrator

Aerospace • Hardware • Information Technology • Robotics • Defense • Utilities
In-Office
Louisville, CO, USA
1600 Employees
84K-115K Annually

True Anomaly Logo True Anomaly

IT Support Analyst

Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
In-Office
Denver, CO, USA
300 Employees
70K-95K Annually

Similar Companies Hiring

Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
42 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account