FPGA Development Tools Engineer – Synthesis

Job Details:

Job Description:

Altera is a leader in FPGA innovation, delivering programmable solutions that power AI, cloud computing, networking, and edge applications. Our FPGA compiler and development tools are central to enabling customers to efficiently design, optimize, and deploy complex hardware systems on advanced FPGA platforms.

Position Overview

Altera is seeking a FPGA Development Tools Engineer to join our Synthesis team, focused on advancing the next generation of FPGA compilation technology. In this role, you will develop and enhance synthesis capabilities that transform RTL designs into optimized hardware implementations, directly impacting performance, power, and area (PPA).

The ideal candidate brings strong expertise in RTL design and synthesis, combined with a solid software engineering background and a passion for building scalable, high-performance EDA tools.

Key Responsibilities

• Synthesis Development:
  Design, implement, and optimize synthesis algorithms to convert RTL (Verilog/SystemVerilog/VHDL) into efficient gate-level representations.

• Compiler Toolchain Contribution:
  Contribute to the FPGA compiler flow, integrating synthesis with placement, routing, and timing (STA) stages.

• Optimization & QoR:
  Improve quality of results (QoR) by optimizing performance, power, and area through synthesis-driven techniques.

• RTL Analysis:
  Develop tools and methodologies for analyzing and transforming complex RTL designs.

• Cross-Functional Collaboration:
  Work closely with architecture, STA, placement, routing, and validation teams to ensure alignment across the toolchain.

• Debug & Validation:
  Analyze synthesis results, debug issues (timing, logic structure, mapping), and drive resolution.

• Tooling & Automation:
  Develop internal tools, scripting, and automation to improve synthesis flows and productivity.

Qualifications:

Required Qualifications

• Experience:
  6+ years of experience in FPGA/ASIC design, EDA tools, or related fields
   

• RTL Expertise:
  Strong hands-on experience with:

  • Verilog/SystemVerilog or VHDL

  • RTL design and synthesis flows
     

• Technical Skills:

  • Proficiency in C/C++ for tool development

  • Strong understanding of algorithms and data structures

  • Familiarity with debugging and performance analysis
     

• EDA / CAD Knowledge:
  Understanding of:

  • Logic synthesis and optimization techniques

  • FPGA or ASIC design flows (synthesis → P&R → STA)

  • Timing-driven design considerations
     

• Problem Solving:
  Ability to analyze complex systems and develop scalable, high-performance solutions.
   

• Education:
  Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field. Candidates with a PhD are encouraged to apply; in accordance with US hiring practices, relevant experience gained during doctoral studies may be considered toward the required years of experience.

Preferred Qualifications

• Experience with synthesis tools or FPGA toolchains (e.g., Quartus, Vivado)

• Knowledge of FPGA architectures (LUTs, DSPs, BRAM, interconnect)

• Familiarity with advanced optimizations (e.g., retiming, logic restructuring, resource sharing)

• Scripting experience (e.g., Python, Tcl)

• Background in compiler development or EDA algorithms

• Experience working in large, distributed engineering teams

Why Join Altera

• Build core synthesis technology for next-generation FPGA platforms

• Influence compiler architecture and performance at scale

• Collaborate with world-class engineers across silicon, architecture, and software

Job Type: Regular

Shift:Shift 1 (United States of America)

Primary Location:San Jose, California, United States

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.