Formal Verification Engineer — Applying LLMs for Chip Design

Reposted An Hour Ago
Be an Early Applicant
San Jose, CA, USA
In-Office
Mid level
Artificial Intelligence • Software
ChipStack is an AI-driven semiconductor verification company headquartered in Campbell, California.
The Role
The Formal Verification Engineer will develop innovative AI-driven solutions for chip design, employing formal methods and collaborating with ML and software teams.
Summary Generated by Built In
About Us

Chips are at the center of today's tech-driven world. But how we design them has not changed in decades, while their complexity and specialization have skyrocketed due to increasing performance demands from applications like AI. We want to change that.

Our team is small, technical, and fast-moving. We’ve built and shipped at the intersection of AI, EDA, and systems software, with deep roots at companies like Qualcomm, Nvidia, Google, Meta, and the Allen Institute for AI. We’re backed by top investors including Khosla Ventures, Cerberus, and Clear Ventures, and already deployed with 10+ innovative customers—from Fortune 100s to cutting-edge AI silicon startups.

About This Role

We are looking for an experienced Formal Verification Engineer to join our dynamic team. Ideal candidate has experience with all aspects of Formal Verification — SVA, Property Verification, Formal Methods/Abstractions, Methodology and scripting. You will work on developing Chipstack’s Revolutionary Formal Verification Agent, directly impacting the tool quality and features.

You will work alongside highly experienced chip designers who have built complex chips, ML scientists who have trained LLMs at scale, and top-notch infrastructure and software engineers. You will leverage your experience in Formal Verification to build the next generation of AI-enabled Verification tools.

Key Responsibilities:
  • Collaborate with ML and software teams to develop advanced, AI-driven chip design / Formal Verification solutions.

  • Learn from and work closely with strong ML leads to understand and implement cutting-edge technologies in chip design.

  • Engage directly with customer projects, applying your expertise to develop practical and innovative solutions.

  • Contribute to the integration of LLM technologies into the chip design process, enhancing design efficiency and performance.

  • Stay updated with the latest advancements in chip design and AI/ML technologies to continually improve methodologies and solutions.

Qualifications:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.

  • Strong experience in Formal Verification.

    • You have implemented complex Formal Verification testbenches using Formal Methods.

    • Proficient in SVA and SystemVerilog. Experience with industry standard tools (JasperGold, VCFormal, Verdi)

  • Solid programming skills (e.g., Python, C/C++, Verilog, SystemVerilog).

  • Experience or interest in AI/ML technologies, especially in the context of LLMs, is highly desirable.

  • Strong problem-solving abilities and a proactive attitude toward learning and innovation.

  • Excellent communication skills and the ability to work effectively in a team-oriented environment.

  • You are self-motivated and driven. You are not afraid of difficult problems and enjoy venturing into areas you have not explored before.

Why Join Us?

As a young startup funded by top VCs in Silicon Valley, this is a unique opportunity that you can’t really get anywhere else:

  • Personal impact — The opportunity to build something from the ground up and define a new product for an industry that is at the core of the modern technological revolution.

  • Access to unique learning opportunities — With the Allen Institute for AI (AI2) as a co-founder, our team gets access to numerous talks by leading AI researchers/paper authors, knowledge sharing amongst the community of hundreds of engineers working for AI2 companies, and much more. As a part of the multi-disciplinary team, you get to interact with people from very different backgrounds (from chip design to AI to software engineers).

  • Founding title — You will be one of our first hires. For the rest of our days, no matter how many thousands of people join after you, you will always have that honor and distinction.

  • Early-stage equity — Early-stage risk comes with early-stage equity for you. And none of us would be here if we didn’t think our company would create tremendous value over time.

  • Benefits — In spite of being an early-stage company, taking care of our team is a priority for us. From health insurance to catered lunches, we continue to add unique benefits.

Skills Required

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field
  • Strong experience in Formal Verification
  • Implemented complex Formal Verification testbenches
  • Proficient in SVA and SystemVerilog
  • Experience with industry standard tools (JasperGold, VCFormal, Verdi)
  • Solid programming skills (Python, C/C++, Verilog, SystemVerilog)
  • Experience or interest in AI/ML technologies
  • Strong problem-solving abilities and proactive attitude
  • Excellent communication skills and team-oriented
  • Self-motivated and driven
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Campbell, CA
21 Employees

What We Do

Founded in 2023, ChipStack delivers agentic AI products that enable RTL designers and design verification engineers to quickly perform verification tasks traditionally requiring specialized expertise, dramatically reducing time and shifting verification earlier in the design cycle while empowering verification engineers with unprecedented design insight. ChipStack's five-agent suite reduces unit verification time from weeks to days. The suite begins by creating a "design intent" mental model that transforms the verification process through deeper design understanding. The agents then provide guided test plan creation, automated testbench generation and updates, verification tool execution, and intelligent debug assistance across formal verification, unit simulation, UVM, and functional coverage. Engineers can control the process using intuitive natural language interfaces.

Similar Jobs

True Anomaly Logo True Anomaly

Sr. Manager, Program Finance

Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
In-Office
2 Locations
300 Employees
135K-205K Annually

True Anomaly Logo True Anomaly

Test Engineer

Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
In-Office
2 Locations
300 Employees
120K-195K Annually

True Anomaly Logo True Anomaly

Test Engineer

Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
In-Office
2 Locations
300 Employees
80K-160K Annually

Cox Enterprises Logo Cox Enterprises

Senior Machine Learning Engineer

Artificial Intelligence • Automotive • Greentech • Information Technology • Machine Learning • Software • Cybersecurity
Remote or Hybrid
United States
50000 Employees
112K-186K Annually

Similar Companies Hiring

Bellagent Thumbnail
Artificial Intelligence • Machine Learning • Business Intelligence • Generative AI
Chicago, IL
20 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account