- Participate in global Design teams bringing new microprocessor based SoC designs through initial test requirements to generating and supporting DFT structural test pattern debug and into full scale production.
- Team functions include test pattern specification and creation, pre-silicon verification, pattern conversions to ATE, and post-silicon pattern debug.
- Team is a part of the design organization and supports the Test Engineering team with the patterns for manufacturing test, qualification, yield enhancement, and product performance analysis.
- Team serves as focal point in interfacing with Test Engineering, Product Engineering, and Fab for the Design team.
- Team specifies built-in test features for the designs, implements, and validates the design. Team is responsible for delivery of all DFT test patterns for the product.
Qualifications:
Recent graduate (0-2yrs) with Bachelors or Masters in Engineering: EE, Computer Engineering, CS, EET, or equivalent
Python, Verilog, Perl, Tcl, and Unix.
Experience with multiple aspects of the following:
Structural Test design requirements
ATPG, Test Coverage, Fault Universe
JTAG, BSDL
Memory and Logic BIST
DFT Logic
Knowledge/experience with ATPG / DFT tools: FastScan; LBIST, MBIST , DFTCompiler, etc.
Semiconductor Testing
ATE VLSI Tester programming and usage (J973, Tiger/Catalyst, UltraFex, or Verigy 93000, ) a plus
Knowledge/experience with functional pattern test
Must possess excellent oral and written communication skills and be to partner with team members from other departments, disciplines, and cultures to achieve common goals in a high performance culture. Must have proven track record of being able to work with minimal direction and still meet schedules
Must be able to multi-task and prioritize tasks to meet customer needs
Anticipated hire date: Q1 2027
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-e41bSkills Required
- Recent graduate with 0–2 years of experience
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, Electronic Engineering Technology, or equivalent
- Proficiency with Python, Verilog, Perl, Tcl, and Unix
- Experience with structural test design requirements
- Experience with ATPG, test coverage, and fault universe concepts
- Experience with JTAG and BSDL
- Experience with memory and logic BIST
- Experience with DFT logic
- Experience with ATPG and DFT tools such as FastScan, LBIST, MBIST, and DFTCompiler
- Knowledge or experience in semiconductor testing
- Excellent oral and written communication skills
- Ability to collaborate across departments, disciplines, and cultures
- Ability to work with minimal direction and meet schedules
- Ability to multitask and prioritize tasks
- ATE VLSI tester programming and usage, including J973, Tiger/Catalyst, UltraFLEX, or Verigy 93000
- Knowledge or experience with functional pattern testing
What We Do
NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer and more sustainable world through innovation. As a world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets. Built on more than 60 years of combined experience and expertise, the company has approximately 34,500 employees in more than 30 countries and posted revenue of $13.21 billion in 2022. Find out more at www.nxp.com. Privacy Policy: https://www.nxp.com/company/about-nxp/privacy-policy-for-social-media-pages:PRIVACY-POLICY-SOCIAL-MEDIA
