Product and Test Engineering with >10years experience on ATE (T2K, ETS364, 93K), HW design, TP development, debug, data analysis and presentation.
#L1-LK1
ResponsibilitiesATE (T2K, ETS364, 93K), HW design, TP development, debug, data analysis and presentation.
- Primary responsibilities:
- Define product DFT and test requirements Pre-PG including: a) DfT-max Requirements for a new product b) translate PRD / MRDs into PTS / SCMs / PRPs for ATE test-plan definition c) design ATE HW for lowest cost solution (max multi-site, lowest pin-mux) for Si bring-up and validation
- Post-Si bring-up and validation of all functional and test features. This includes extensive debug that will require good knowledge of IC design and semiconductor physics, with ability to clearly isolate and root-cause issues to design margins and/or sensitivies to wafer-fab process and parametric parameters.
- Execute design-of-experiments with process window corner lot to establish spec compliance of each product across full wafer-fab process window.
- Execute qualification cycles for Si and package to automotive, industrial, and commercial standards (as per the primary product market)
- During these various stages of Post-Silicon validation, you will interact with various cross-functional teams such as Design, DfT, Design Validation, Program Management, QRE/CQE, and Bench Characterization and Apps development teams
- Will actively own or be part of a team that owns ATE Test Solutions, including HW design, socket design, ATE Resource Allocation, Board Schematic, Layout, and Diagnostic code
- Will own product from bring-up to RTM (~12-14mo) and also own all the Product Entitlement goals and critical metrics for a successful ramp
- The candidate, in this role, is expected to lead and assist in defining and writing up test-specs for automation as well as STML (standard test methods library) to be used across multiple ATE tester platforms.
- Document gaps, lessons learned, and best practices with Design DFT teams to address on future products
#L1-LK1
Qualifications- BSEE with minimum 1-5yrs of direct experience of Test & DFT Design knowledge
- Good programming skills using C/C++, Perl, Python
- Excellent communication and leadership skills, working with cross-functional teams across multiple different internal development and factory sites
- Excellent interpersonal skills – energetic, motivated, and self-driven
- Demonstrate ability to work well within a global team environment with minimal supervision
- Outstanding written and verbal communication skills
- Strong organizational skills; demonstrate ability to manage multiple tasks
#L1-LK1
About UsMore details about our company benefits can be found here:
https://www.onsemi.com/careers/career-benefits
Skills Required
- Experience with ATE platforms (T2K, ETS364, 93K) and ATE test-plan definition
- Hardware design for ATE, board schematic/layout, socket design
- Test program (TP) development, debug, diagnostic code and STML authoring
- Design for Test (DfT) knowledge and ability to define DfT-max requirements
- Post-silicon bring-up, validation, root-cause isolation, semiconductor physics knowledge
- Execute design-of-experiments and qualification cycles across wafer-fab process windows
- BSEE degree
- Programming skills: C/C++, Perl, Python
- Strong communication, leadership, interpersonal, and written/verbal skills
- Ability to work independently within global cross-functional teams and manage multiple tasks
- >10 years experience in product and test engineering on ATE, HW design, TP development, debug, data analysis and presentation
onsemi Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about onsemi and has not been reviewed or approved by onsemi.
-
Retirement Support — Retirement programs are highlighted by a U.S. 401(k) with a 100% match on the first 4% and immediate vesting. International plans such as Ireland’s defined contribution scheme and Germany’s company-funded pension elements reinforce long-term savings.
-
Leave & Time Off Breadth — Time-off policies include ten paid holidays, flexible vacation for exempt employees, and three to five weeks of vacation for non-exempt staff as tenure grows, alongside sick time accrual. Paid leaves span parental, bereavement, jury duty, and military service, with Europe locations offering additional statutory and seniority-based days.
-
Parental & Family Support — Family supports include eight weeks of paid parental leave, company-sponsored backup care for children, adults, and pets, and up to $15,000 in adoption assistance. Regional provisions such as Switzerland’s child allowance and accessible EAP counseling show added attention to household needs.
onsemi Insights
What We Do
We are building a better future through intelligent technology. For over 60 years, onsemi and its ancestors have been leading the world’s greatest technology advancements. onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.



.jpg)



