EDA Custom Design Flow Development Engineer

Job Details:

Job Description: 

About the Technology Development and Design Technology Platform Groups:

Technology Development (TD) is the heart and soul of Moore’s Law at Intel, enabling Intel to create world-changing technology that enriches the lives of every person on earth. TD drives breakthrough research and develops next generation process/packaging technologies, while also running high volume manufacturing operations in its state-of-the-art facilities in Oregon and Arizona. The Design Technology Platform (DTP) team in TD works closely with the technology team to maximize the value proposition of the technology for our customers thru Design Technology Co-Optimization (DTCO), delivers the Process Design Kits (PDKs), foundational IPs (FIPs), and the Intel Foundry reference flows. These same deliverables carry out technology lead vehicle execution for Si validation. Enablement and optimization of reference flows and design flows on Intel technology play a crucial role in accomplishing DTP’s charter.

About the Role:

An EDA Custom Design Flow Development Engineer develops and optimizes Electronic Design Automation (EDA) tools and methodologies for custom chip design, particularly for analog, mixed-signal, and RF circuits.  This role involves collaborating with EDA partners, innovating design solutions, and ensuring seamless integration of new tools and workflows into the design process.

Required Experience:

• Industry experience in custom design flow, custom circuit design, and/or Process Design Kit (PDK) development
• Familiar with custom design flow and related EDA tools including physical verification, RC extraction, Custom place-N-route, reliability analysis, and SPICE simulation
• Experience in design methodologies for custom digital, analog, and RF circuits and layout designs
• Experience in custom layout tools (Virtuoso, Custom Compiler)
• Experience in circuit simulation tools for analog and RF circuits (Spectre, HSPICE, PrimeSim)
• Experience in node to node migration flow
• In-depth understanding and usage of Foundry Design Kits
• Strong scripting skills in C-SHELL, Python, TCL and Cadence SKILL programming
• Strong customer orientation and good communication skills are highly desirable
• Good working knowledge of Analog/RF circuits

Qualifications:

• BS, MS, or PhD degree in electrical engineering, computer engineering or similar field.
• BS + 10 years or M.S./Ph.D. + 7 years of experience in the development of EDA tools, flows and/or design env for digital or analog designs with demonstrated strong programing skills.
• Working knowledge in digital and/or analog Si design and methodology.
• Excellent written and verbal communication skills.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, California, Santa Clara

Additional Locations:US, Arizona, Phoenix

Business group:As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support.  Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.

Benefits:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation.  Find more information about all of our Amazing Benefits here:

https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003

Annual Salary Range for jobs which could be performed in the US:

$214,730.00-$303,140.00

Salary range dependent on a number of factors including location and experience.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.