DFT Engineer

Reposted Yesterday
Be an Early Applicant
River Hills, Austin, TX, USA
In-Office
129K-207K Annually
Senior level
Software • Semiconductor • Manufacturing
The Role
Perform DFT tasks including MBIST and scan insertion, ATPG and pattern simulation, ATE pattern development and silicon debugging, yield analysis, and cross-functional DFT collaboration during design and silicon bring-up.
Summary Generated by Built In

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

As a member of our team, you will be responsible for various aspects of DFT, including MBIST and scan insertion, ATPG, ATE pattern development, and yield analysis.
Key Responsibilities:
  • Work closely with the ATE engineer on yield improvement and analysis.
  • Develop ATE patterns, manage the hand-off process, and perform silicon debugging.
  • Participate in block and chip-level DFT implementation, developing and executing all related tasks.
  • Work on DFT lint checking, MBIST architecture, logic insertion, and scan insertion using industry-standard tools.
  • Perform ATPG and pattern simulation for both MBIST and scan.
  • Collaborate with the design, verification, and implementation teams during the DFT design phase, and with the ATE and product development teams during silicon bring-up.
  • Engage with various cross-functional team members, with opportunities to enhance our DFT design methodology.
Required Qualifications:
  • BSEE with 12+ years of relevant engineering experience or MSEE with 8+ years of relevant engineerting experience.
  • Required experience in silicon bring-up and yield improvement.
  • Solid understanding of DFT techniques.
  • Proven experience in RTL lint checking, scan compression, scan insertion, and the ATPG process.
  • Experience in MBIST architecture and insertion.
  • Experience in analyzing and debugging simulation failures.
  • Solid understanding of digital logic fundamentals.
  • Strong knowledge of the Mentor Tessent/Synopsys DFT and simulation tool suite.
  • Proficiency with Perl or other scripting languages.
  • Strong communication and interpersonal skills.
  • Plus: Experience in STA constraint development in DFT modes

Compensation and Benefits


The annual base salary range for this position is USD 129,400.00 To USD 207,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills Required

  • BSEE with 12+ years of relevant engineering experience or MSEE with 8+ years of relevant engineering experience
  • Experience in silicon bring-up and yield improvement
  • Solid understanding of DFT techniques
  • Proven experience in RTL lint checking
  • Experience with scan compression and scan insertion
  • Experience with the ATPG process and pattern simulation
  • Experience in MBIST architecture and insertion
  • Experience analyzing and debugging simulation failures
  • Solid understanding of digital logic fundamentals
  • Strong knowledge of the Mentor Tessent/Synopsys DFT and simulation tool suite
  • Proficiency with Perl or other scripting languages
  • Strong communication and interpersonal skills
  • Experience in STA constraint development in DFT modes

Broadcom Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Broadcom and has not been reviewed or approved by Broadcom.

  • Equity Value & Accessibility Equity is used broadly through RSUs with quarterly or annual vesting, and an ESPP with a discount and look‑back that can add meaningful upside. Company disclosures show ongoing equity grants, including inducement RSUs tied to acquisitions, underscoring equity’s central role in total rewards.
  • Retirement Support A 401(k) plan with a competitive company match and immediate vesting is consistently highlighted, supporting long‑term savings. Tax‑advantaged accounts like HSA/FSA further strengthen the financial wellness toolkit.
  • Pay Growth & Progression Compensation ceilings in technical tracks are described as high, with wide ranges and very strong totals for experienced engineers. Sales compensation is also characterized as competitive, supporting attractive on‑target earnings.

Broadcom Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Palo Alto, CA
38,985 Employees
Year Founded: 1991

What We Do

Broadcom Inc. (NASDAQ: AVGO) is a global technology leader that designs, develops and supplies semiconductor and infrastructure software solutions.

Similar Jobs

In-Office
Austin, TX, USA
8879 Employees

Cadence Design Systems Logo Cadence Design Systems

Design Engineer

Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
In-Office
2 Locations
8216 Employees

Ambiq  Logo Ambiq

Staff Engineer

Hardware • Internet of Things • Software • Wearables • Semiconductor
Easy Apply
In-Office
Austin, TX, USA
220 Employees
In-Office
Austin, TX, USA
8879 Employees

Similar Companies Hiring

Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
42 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account