Design Engineer - STA

Posted 3 Days Ago
Be an Early Applicant
Fort Collins, CO, USA
In-Office
110K-176K Annually
Senior level
Software • Semiconductor • Manufacturing
The Role
Develops chip-level timing architecture, constraints, analysis, and signoff for advanced ASIC and SoC designs. Responsibilities include MMMC STA, pre- and post-route analysis, timing ECOs, violation debugging, signal integrity and clock analysis, timing-flow automation, and power/performance optimization. Collaborates with physical design, synthesis, and clock teams while contributing technical leadership, mentoring, methodology improvements, and timing documentation.
Summary Generated by Built In

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Be part of the Custom Silicon Design Team within Broadcom’s ASIC Products Division in beautiful Fort Collins, Colorado. Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular, Networking, Computing, and Storage products. This position offers the opportunity to work on high-performance SoC designs operating at speeds exceeding 1 GHz, from concept through production.

Role Overview

This STA Engineering role focuses on chip-level timing architecture, analysis, and closure for advanced ASICs in deep sub-micron technologies. The position provides hands-on experience with the latest 3 nm and smaller process nodes and involves working across multiple design hierarchies to define, validate, and sign off complex timing environments for AI, computing, and networking SoCs.

Key Responsibilities

  • Develop, validate, and maintain timing constraints for complex SoC designs across multiple modes and corners.

  • Perform static timing analysis (STA) using industry-standard tools such as Synopsys PrimeTime or Cadence Tempus.

  • Define and execute timing signoff methodologies, including process corners, derates, and uncertainties.

  • Conduct pre- and post-route timing analysis, quality of results (QoR) evaluations, and closure verification.

  • Generate and validate timing ECOs to achieve signoff-quality closure across PVT corners.

  • Automate timing flows and analysis using Tcl and scripting languages such as Perl or Python.

  • Collaborate with physical design, synthesis, and clock teams to ensure timing convergence and cross-domain consistency.

  • Analyze and debug timing violations, signal integrity issues, and clock network challenges.

  • Support power and performance optimization through informed timing analysis and constraint tuning.

  • Ensure full compliance with timing signoff checklists, methodology, and documentation.

Technical Skills / Background

  • Deep understanding of VLSI design principles and ASIC physical design fundamentals.

  • Working knowledge of PLLs, clock network design, and timing elements such as flip-flops, latches, and memories.

  • Proficiency in timing constraint creation, debugging, and validation.

  • Strong understanding of RC networks, signal integrity, crosstalk delay, and noise analysis.

  • Familiar with setup/hold analysis, multi-mode multi-corner (MMMC) timing, and ECO convergence.

  • Exposure to advanced STA techniques, including POCV/SOCV/LVF, PBA, and SPICE correlation.

  • Knowledge of timing libraries (CCS/ECSM/NLDM) and multi-input switching (MIS) effects.

Coding & Tool Proficiency

  • Strong experience with Tcl scripting and Linux/UNIX environments.

  • Proficiency in Python, Perl, or Ruby preferred.

  • Hands-on experience with Synopsys and/or Cadence STA tools highly desirable.

Collaboration and Leadership

  • Excellent communication, analytical, and problem-solving abilities.

  • Ability to work effectively with external customers, cross-functional and global design teams.

  • Skilled at organizing and presenting large data sets, prioritizing tasks, and driving to closure.

  • Demonstrates independent decision-making and strong engineering judgment.

  • Provides technical leadership, mentoring, and initiative in methodology improvements.

Education and Experience

  • BS in Electrical or Computer Engineering with 8+ years of relevant experience, or

  • MS in Electrical or Computer Engineering with 6+ years of relevant experience.


Compensation and Benefits


The annual base salary range for this position is USD 109,700.00 To USD 175,500.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills Required

  • Bachelor’s degree in Electrical Engineering or Computer Engineering with 8 or more years of relevant experience
  • Master’s degree in Electrical Engineering or Computer Engineering with 6 or more years of relevant experience
  • Deep understanding of VLSI design principles and ASIC physical design fundamentals
  • Working knowledge of PLLs, clock network design, flip-flops, latches, and memories
  • Proficiency in timing constraint creation, debugging, and validation
  • Strong understanding of RC networks, signal integrity, crosstalk delay, and noise analysis
  • Familiarity with setup and hold analysis, multi-mode multi-corner timing, and ECO convergence
  • Exposure to POCV, SOCV, LVF, PBA, and SPICE correlation
  • Knowledge of CCS, ECSM, and NLDM timing libraries and multi-input switching effects
  • Strong experience with Tcl scripting and Linux or UNIX environments
  • Proficiency in Python, Perl, or Ruby
  • Hands-on experience with Synopsys and/or Cadence static timing analysis tools
  • Excellent communication, analytical, and problem-solving abilities
  • Ability to work effectively with external customers and cross-functional global design teams
  • Technical leadership, mentoring, and initiative in methodology improvements

Broadcom Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Broadcom and has not been reviewed or approved by Broadcom.

  • Equity Value & Accessibility Equity is used broadly through RSUs with quarterly or annual vesting, and an ESPP with a discount and look‑back that can add meaningful upside. Company disclosures show ongoing equity grants, including inducement RSUs tied to acquisitions, underscoring equity’s central role in total rewards.
  • Retirement Support A 401(k) plan with a competitive company match and immediate vesting is consistently highlighted, supporting long‑term savings. Tax‑advantaged accounts like HSA/FSA further strengthen the financial wellness toolkit.
  • Pay Growth & Progression Compensation ceilings in technical tracks are described as high, with wide ranges and very strong totals for experienced engineers. Sales compensation is also characterized as competitive, supporting attractive on‑target earnings.

Broadcom Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Palo Alto, CA
38,985 Employees
Year Founded: 1991

What We Do

Broadcom Inc. (NASDAQ: AVGO) is a global technology leader that designs, develops and supplies semiconductor and infrastructure software solutions.

Similar Jobs

Broadcom Logo Broadcom

Design Engineer

Software • Semiconductor • Manufacturing
In-Office
Fort Collins, CO, USA
38985 Employees
129K-207K Annually

Tenstorrent Inc. Logo Tenstorrent Inc.

Design Engineer

Hardware • Manufacturing
In-Office
3 Locations
389 Employees
100K-500K Annually

PNC Bank Logo PNC Bank

Technology Solution Center Analyst Lead

Machine Learning • Payments • Security • Software • Financial Services
Remote or Hybrid
USA
55000 Employees
41K-83K Annually

Boeing Logo Boeing

Software Engineer

Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
In-Office
Colorado Springs, CO, USA
170000 Employees
99K-171K Annually

Similar Companies Hiring

Kepler  Thumbnail
Artificial Intelligence • Fintech • Software
New York, New York
9 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees
Revel.io Thumbnail
Aerospace • Hardware • Robotics • Software
US
50 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account