- Development, automation and maintenance of EDA flows and scripts for physical implementation
- Develop TFM to optimize PPA for IP’s and Soft Controllers
- PPA characterization and optimization of flow for performance-oriented and power-oriented best-in-class IP cores in advanced process nodes, on TSMC, Intel, Samsung and Rapidus Foundries
- Manage regression infrastructure that tracks quality of the RTL/flow development as well as the PPA of the key designs.
- Digital design implementation using Cadence EDA tools - Genus, Innovus, Conformal, Litmus, Tempus, Voltus, Certus, Pegasus and other backend tools
- Develop automation scripts using AI tools and reduce design execution turnaround time
- Required skills –
- Educational Qualification: MS/MTech/BE/ BTech in Electronics from reputed institutes with 2 + years' experience
- Physical design experience in ASIC design environment
- Should have knowledge of complete ASIC Design Flow, including Synthesis, Physical Designing , Timing Analysis, Power Analysis and Formal Verification
- Prior experience in Logic Synthesis and PPA optimization techniques, Logic Equivalence Checks ( LEC ) debug experience for production designs
- A detailed understanding of synthesis flows, hands on experience in developing, debugging synthesis flows with EDA tools such as Genus, Fusion Compiler.
- Should have excellent leadership, communication, analytical and problem solving skills
- Solid scripting skills including Python and Tcl.
- Should be self-motivated and good team player.
Skills Required
- MS/MTech/BE/BTech in Electronics with 2+ years experience
- Physical design experience in ASIC design environment
- Knowledge of complete ASIC design flow including synthesis, physical design, timing analysis, power analysis, formal verification
- Experience with logic synthesis and PPA optimization techniques; production LEC debug experience
- Hands-on experience developing and debugging synthesis flows with EDA tools (Genus, Fusion Compiler)
- Digital implementation experience with Cadence backend tools (Innovus, Conformal, Litmus, Tempus, Voltus, Certus, Pegasus)
- Solid scripting skills including Python and Tcl; experience developing automation (AI tools a plus)
- Excellent leadership, communication, analytical and problem-solving skills; self-motivated team player
Cadence Design Systems Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Cadence Design Systems and has not been reviewed or approved by Cadence Design Systems.
-
Equity Value & Accessibility — A discounted ESPP with a lookback feature and equity included in total compensation make ownership broadly accessible and potentially meaningful. Structured compensation at an industry leader adds predictability to equity participation.
-
Healthcare Strength — Medical, dental, and vision coverage are described as solid, with mental‑health/EAP and fertility support enhancing the offering. The breadth across core care and family‑building needs strengthens the healthcare package.
-
Leave & Time Off Breadth — Global Recharge Days, volunteer time off, and companywide breaks indicate a comprehensive time‑off framework. In addition, many salaried roles are described as having flexible or generous PTO policies.
Cadence Design Systems Insights
What We Do
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and IP are used by customers to deliver products to market faster. The company's Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud, data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For.






