ATE Test Engineer, Senior Manager

Posted 7 Days Ago
Be an Early Applicant
Santa Clara, CA
In-Office
161K-269K Annually
Senior level
Artificial Intelligence • Machine Learning • Software
The Role
Lead ATE Test solutions for complex silicon SoC products, develop test strategy, interact with manufacturing partners, and optimize production yield.
Summary Generated by Built In

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Location:

Hybrid, working onsite at our Santa Clara, CA, headquarters 3-5 days per week.

Job Description

We are looking for an ATE Test Engineer/Manager with proven experience in developing and supporting complex silicon SoC products to lead ATE test solutions. The ideal candidate will develop and oversee SoC test strategy, interact with manufacturing partners, define and implement ATE programs, and own the product from design and initial samples all the way through high volume production ramp. The candidate should have working knowledge of CPU and communication/interface protocols such as PCI-Express (Gen-4/5/6), High Speed D2D, LPDDR (4/5/6), etc. The candidate will also need to work with OSAT to identify and drive test cost reduction, improve both CP and FT yield, identify FT high yield fallout bins, and enhance CP program to minimize such high FT yield fallout bins.

Basic Qualifications:

  • Strong academic and technical background in electrical engineering. At minimum, a bachelor’s in EE is required, and a master’s is preferred

  • 10 + years of experience developing & releasing complex SoC/silicon products to high volume manufacturing

  • Experience with developing high pin count wafer sort probe cards and load boards

  • Has implemented Scan, at speed Scan, MBist, Serdes loopback

  • Working knowledge of high-speed protocols like PCIe, LPDDRx, HBM, etc.

  • Professional attitude with the ability to execute multiple tasks with minimal supervision

  • Strong team player with good communication skills to work alongside a team of high caliber engineers

  • Entrepreneurial, open-mind behavior and can-do attitude.

Required Experience:

  • Hands-on experience with high-speed SoC test program/hardware development on the Advantest 93k test platform

  • Collaboration with the design DFT team to define test strategy and create and own the test plan

  • Familiar with high-speed and high power load board design techniques

  • Proven track record of implementing ATE patterns to optimize tester resources and minimize ATE test time while maintaining product quality

  • Strong knowledge and development of DFT techniques implemented in silicon that provide maximum defect and parametric device coverage—AC/DC SCAN, MBIST, DBIst, DSerDes, DDR, D2D, DIMC, and other functional tests

  • Strong knowledge of lot genealogy from 2DiD barcode down to ECID in eFuse for device serial number, chiplet ID, and die information

  • Expertise in production testing of high speed SerDes operating at 16 Gbps and higher

  • Skilled in ATE programming, silicon/ATE bring-up, bench-ATE correlation, and debug

  • Experience with lab equipment, including protocol analyzers and oscilloscopes

  • Experience with data conversion between STDF file format into csv file format using scripts, including extracting ECID reside with eFuse block

  • Proficiency in modern programming languages such as C/C++ and Python.

Preferred Experience:

  • Fluent in data processing using high level programming languages

  • Experience in running internal loopback at wafer sort as well as at FT

  • Familiarity with database setup using JMP as YMS (Yield Management Tool)

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Top Skills

Advantest 93K
C/C++
High Speed D2D
Lpddr
Pci-Express
Python
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Santa Clara, CA
102 Employees

What We Do

d-Matrix is building a new way of doing datacenter AI inferencing using in-memory computing (IMC) techniques with chiplet level scale-out interconnects. Founded in 2019, d-Matrix has attacked the physics of memory-compute integration using innovative circuit techniques, ML tools, software and algorithms; solving the memory-compute integration problem, which is the final frontier in AI compute efficiency.

Similar Jobs

General Motors Logo General Motors

Site Engineer

Automotive • Big Data • Information Technology • Robotics • Software • Transportation • Manufacturing
Hybrid
Sunnyvale, CA, USA
165000 Employees
135K-190K Annually
Hybrid
San Francisco, CA, USA
850 Employees
110K-130K Annually

Wells Fargo Logo Wells Fargo

Personal Banker Desert Hot Springs

Fintech • Financial Services
Hybrid
Desert Hot Springs, CA, USA
213000 Employees
21-30 Hourly

Wells Fargo Logo Wells Fargo

Personal Banker Stevens Creek

Fintech • Financial Services
Hybrid
Santa Clara, CA, USA
213000 Employees
23-31 Hourly

Similar Companies Hiring

PRIMA Thumbnail
Travel • Software • Marketing Tech • Hospitality • eCommerce
US
15 Employees
Scotch Thumbnail
Software • Retail • Payments • Fintech • eCommerce • Artificial Intelligence • Analytics
US
25 Employees
Idler Thumbnail
Artificial Intelligence
San Francisco, California
6 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account