Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:What You can Expect -
- Work on Latest cutting edge CSG Switches.
- To be part of the team working on defining many Firsts for the AI Network Infrastructure Ecosystem.
- Develop and maintain verification Environment in Mix of SV/UVM.
- Understanding of the End to End spec along with Network & System topology.
- Closely working with Arch/uArch/Design team for Test Plan development and closure of the feature set across Blocks/Top level.
- Coverage Closures, Gate Level Simulations along with end to end verification cycle.
What we are looking for -
- Bachelor's/Masters/PhD with Verification experience of 8+ years
- Wide exposure to chip level (SoC) verification and SystemVerilog/UVM methodology a MUST
- Exposure to any one of the scripting languages - Perl or Python or SED/Awk
- Expertise in Co-Simulations (HW/SW) Flow and debugs
- Knowledge of networking protocols(L2/L3/L4, 1588TS, UEC) desired but not necessary.
- Expertise in the High Speed bus protocols desired - PCIe, Ethernet, AXI4.0
- Exposure the Chip level Interconnect/Testability Functions - JTAG, I2C, PLLs etc
- Experience in GLS, Coverage Driven Methodology, ATE
- Good exposure in Simulation tool usage for simulation (VCS) and waveform debug(Verdi) and formal tools like Jasper.
- Exposure to Test Bench Accelerators /Emulation Platforms.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Skills Required
- Bachelor's/Master's/PhD degree
- 8+ years verification experience
- SystemVerilog/UVM methodology
- Exposure to scripting (Perl or Python or sed/awk)
- Expertise in HW/SW co-simulation flows and debug
- Knowledge of networking protocols (L2/L3/L4, 1588TS, UEC)
- Expertise in high-speed bus protocols (PCIe, Ethernet, AXI4.0)
- Exposure to chip-level interconnect/testability (JTAG, I2C, PLLs)
- Experience with GLS, coverage-driven methodology, ATE
- Experience with simulation and debug tools (VCS, Verdi) and formal tools (Jasper)
- Exposure to testbench accelerators / emulation platforms
Broadcom Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Broadcom and has not been reviewed or approved by Broadcom.
-
Equity Value & Accessibility — Equity is used broadly through RSUs with quarterly or annual vesting, and an ESPP with a discount and look‑back that can add meaningful upside. Company disclosures show ongoing equity grants, including inducement RSUs tied to acquisitions, underscoring equity’s central role in total rewards.
-
Retirement Support — A 401(k) plan with a competitive company match and immediate vesting is consistently highlighted, supporting long‑term savings. Tax‑advantaged accounts like HSA/FSA further strengthen the financial wellness toolkit.
-
Pay Growth & Progression — Compensation ceilings in technical tracks are described as high, with wide ranges and very strong totals for experienced engineers. Sales compensation is also characterized as competitive, supporting attractive on‑target earnings.
Broadcom Insights
What We Do
Broadcom Inc. (NASDAQ: AVGO) is a global technology leader that designs, develops and supplies semiconductor and infrastructure software solutions.
