About SiTime
SiTime is the Precision Timing company.
Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.
Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.
Job Summary
Our Ottawa office is looking for a talented Digital Verification Engineer to join our team. Our team is developing industry-leading mixed-signal Digital PLL Application specific integrated circuits. You can be a part of a growing mixed design and verification team giving you a chance to make a significant impact. You would not only be contributing to the actual testcase development but also be part of the verification planning and the continuous improvement of our verification environment using the latest methodologies.
Responsibilities:
- Define and implement self-checking test cases based on functional requirements
- Contribute to our ever-evolving verification infrastructure components
- Triage of regressions, debug of RTL and Gate level simulations, analysis of coverage, and working with other teams to resolve issues and achieve verification closure
- Work with diverse design and verification team members, local and remote
Qualifications & Requirements (Education must be included):
- Understanding standard specifications/ functional specifications/ feature enhancements for the product to create and execute detailed verification plans
- Knowledge of SystemVerilog and UVM environments for digital verification
- Experience with Synopsys and/or Cadence simulation tools
- Experience with System Verilog assertions, functional coverage, and code coverage
- Ability to work in a Unix/Linux operating system environment
It is not necessary to meet all job requirements to be a qualified candidate for the position.
Desired Characteristics & Attributes:
- Fast learner with the ability to work under minimal supervision
- Effective team player with good communication skills
Compensation Range:
At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.
The annual base salary range for this role is CAD 75,770 - CAD104,190. The final offer is determined by factors such as location, experience, education, and training.
In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.
SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.
Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.
- Innovation on Top – Philosophies of Innovation with Rajesh Vashist
- Fabrication Knowledge – An Interview with Rajesh Vashist
- SiTime Corporation – YouTube
#li-sitime
Skills Required
- Create and execute detailed verification plans from functional specifications
- Knowledge of SystemVerilog and UVM environments for digital verification
- Experience with Synopsys and/or Cadence simulation tools
- Experience with SystemVerilog assertions, functional coverage, and code coverage
- Ability to work in a Unix/Linux operating system environment
- Education (must be included)
- Fast learner with ability to work under minimal supervision
- Effective team player with good communication skills
SiTime Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about SiTime and has not been reviewed or approved by SiTime.
-
Equity Value & Accessibility — Feedback suggests equity is a meaningful part of total compensation, with some highlighting the combination of salary, bonus, and stock as a strong point. Company materials emphasize employee equity as a core element of rewards.
-
Wellbeing & Lifestyle Benefits — Feedback suggests on-site wellness amenities and daily conveniences (gym, snacks, beverages) support day-to-day wellbeing. The company highlights wellness programs alongside these lifestyle perks.
-
Leave & Time Off Breadth — Feedback suggests paid vacation, holidays, sick leave, and volunteer time off are available, reinforcing recharge time. The company emphasizes work-life balance and encourages time to recharge.
SiTime Insights
What We Do
SiTime Corporation (Nasdaq: SITM), the market leader in silicon MEMS timing, is an analog and semiconductor company that is revolutionizing the timing market. Our broad portfolio of programmable solutions is available with ultra-fast lead times and offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability.
