Analog Mixed-Signal Design Engineer

Posted Yesterday
Be an Early Applicant
Santa Clara, CA, USA
In-Office
157K-160K Annually
Junior
Semiconductor • Manufacturing
The Role
Designs, simulates, characterizes, and debugs analog mixed-signal integrated circuits, including high-speed I/O, SerDes, PLLs, CDRs, clock trees, serializers, bias circuits, and ESD protection. Performs post-layout signal-integrity analysis, supports circuit layout and floor planning, verifies RTL synchronization blocks, evaluates performance across process, voltage, temperature, noise, and mismatch conditions, and collaborates with system and test engineers on image sensor and bridge-chip products. Documents design reviews, simulation findings, and project lessons learned.
Summary Generated by Built In
Job Title: Analog Mixed-Signal Design Engineer
 
Job Duties: 
 
  • Design, develop, and characterize embedded analog circuits, such as high speed I/O, SerDes, FIFO, CDR, PLL, etc.
  • Design and debug RTL level signal synchronization, clock tree and conduct cross domain clock designs. 
  • Evaluate and characterize the circuit performance under various conditions such as process variation and mismatches, power supply change, high/low working temperature, noise and crosstalk.
  • Perform analysis of circuits’ performance degradation and signal integrity drop due to layout induced parasitic effects based on simulations with extracted post-layout circuit netlist.
  • Work closely with system and test engineers to develop high speed interface, package/board, and system clocks in image sensor and bridge chip products.
  • Conduct Layout design and support.  Get involved into layout optimizations for high speed or high precision performance directly.  Use Cadence analog design/layout flow and spice/spectre MDL simulations.
  • Perform transistor level integrated circuit design and simulation. Develop clock generator and distribution tree circuits with low jitter and low duty-cycle distortion.  Perform transistor level design of serializer circuit which works up to Gbps data rate within process and temperature corners.  Design accurate analog biasing and reference circuit for IO links.  Characterize the IO links circuit performance under non-ideal environment (high power supply noise, crosstalk, process variation and mismatches). Use software: Cadence Virtuoso, Cadence Spectre simulator and AFS simulators.
  • Cooperate with other circuit designer to solve problems and issues discovered on system level. Assist top-level circuit designer in checking register settings, power and ground layout routing and connections between blocks of the certain circuit.
  • Debug and design change solutions on signal integrity, EMI/RFI., ESD/latch up issues.  Develop the floor-plan of IO link that is friendly to signal-integrity. Develop and improve ESD circuit on the IC chip to pass industry ESD standards.
  • Perform necessary data analysis on simulation results. Write design documents to record design review, updated information, knowledge and lesson learned from projects.
 
Requirements:
 
Master’s degree or foreign equivalent degree in Electrical Engineering, Electronic Circuits & Systems, or a related field.
 
Require one year of experience as an Analog Design Engineer.
 
Must possess the following experience:
  • Experience in researching and developing with embedded MIPI C/D-PHY transmitter circuit.
  • Expertise in programming using Python, perl, scilab and Cshell;
  • Experience with EDA tools such as Cadence Virtuoso, Cadence Simvision, Cadence Layout in circuit design;
  • Experience in RTL level functional block behavioral verification;
  • Experience in using Hspice, Spectre to build-up analog circuit test bench to perform transistor level simulation on analog/mixed-signal circuits.
  • Experience in using EDA tools such as EZwave, Cadence Viva to check the simulation result, plot eye-diagram and evaluate circuit performance.
  • Experience with chip test instruments such as oscilloscope, function generator, power supply and network analyzer;
  • Experienced with high-speed circuit layout support.
 
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.

Skills Required

  • Master's degree or foreign equivalent in Electrical Engineering, Electronic Circuits and Systems, or a related field.
  • At least one year of experience as an Analog Design Engineer.
  • Experience researching and developing embedded MIPI C-PHY or D-PHY transmitter circuits.
  • Expertise programming with Python, Perl, Scilab, and C Shell.
  • Experience using Cadence Virtuoso, Cadence SimVision, and Cadence Layout for circuit design.
  • Experience with RTL-level functional block behavioral verification.
  • Experience using HSPICE and Spectre to build analog circuit test benches for transistor-level analog and mixed-signal simulation.
  • Experience using EZwave and Cadence Viva to analyze simulation results, plot eye diagrams, and evaluate circuit performance.
  • Experience with oscilloscopes, function generators, power supplies, and network analyzers.
  • Experience supporting high-speed circuit layout.
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Santa Clara, California
1,448 Employees
Year Founded: 1985

What We Do

Founded in 1995, OMNIVISION has been at the leading-edge of technology, developing and delivering advanced digital imaging, analog, and touch & display solutions for multiple applications across several industries. With more than 3,000 employees worldwide and over 13 billion products shipped, OMNIVISION is a well-known global fabless semiconductor company. Our products can be found everywhere in people’s lives including mobile phones, security & surveillance, automotive, computing, medical, and emerging applications. Across these segments, OMNIVISION’S award-winning technology enables a smoother human/machine interface in many of today’s commercial devices. In this way, OMNIVISION delivers solutions that put its customers at the leading edge of technology. Whether it be developing the first mobile handset camera accessory in 2002, introducing the world’s smallest NTS camera in 2006 or launching PureCel CMOS image sensors in 2013, our dedication to providing reliable, innovative imaging and sensing solutions continue to be the primary aim. The company has recorded numerous industry firsts in its relentless quest for technology breakthroughs that deliver #InfiniteIngenuity: • Guinness World Record for the World's Smallest Commercially Available Image Sensor (OV6948) in 2019. In 2021, it beat its own record with the new OH0TA OVMed® • First to commercialize backside illumination technology in 2007 (OmniBSI™) • Industry's 1st to deploy the most mature LED Flicker Mitigation (LFM) solution in mass production for multiple automotive applications • Automotive industry leader with HALE, our HDR & LFM Engine combination algorithm • Developer of Nyxel® near-infrared technology with by far the best quantum efficiency in CMOS near-infrared imagine • Creator of CameraCubeChip™, the industry’s 1st wafer-level camera modules • First and only global shutter image sensors with cybersecurity, for ADAS and autonomous vehicles • First to introduce RBG-Ir technology to medical

Similar Jobs

OMNIVISION Logo OMNIVISION

Design Engineer

Semiconductor • Manufacturing
In-Office
Santa Clara, CA, USA
1448 Employees
150K-250K Annually

OMNIVISION Logo OMNIVISION

Design Engineer

Semiconductor • Manufacturing
In-Office
Santa Clara, CA, USA
1448 Employees
105K-135K Annually

OMNIVISION Logo OMNIVISION

Design Engineer

Semiconductor • Manufacturing
In-Office
Santa Clara, CA, USA
1448 Employees
105K-140K Annually

OMNIVISION Logo OMNIVISION

Design Engineer

Semiconductor • Manufacturing
In-Office
Santa Clara, CA, USA
1448 Employees
105K-140K Annually

Similar Companies Hiring

Fortune Brands Innovations Thumbnail
Manufacturing
Deerfield, IL
10000 Employees
Rosendin Thumbnail
Other • Manufacturing
San Jose, CA
6219 Employees
Amalgamated Sugar Thumbnail
Food • Greentech • Agriculture • Industrial • Manufacturing
Boise, Idaho
768 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account