The Role and Impact
Join a team helping shape the future of high-performance CPU design. As an AI/ML CAD Engineer supporting RTL and Design Verification, you will develop and enhance automation, tools, and methodologies that help engineering teams design and validate advanced microprocessors.
You will combine software engineering, CAD/EDA, RTL and verification knowledge, and AI-assisted development to improve front-end design workflows spanning RTL development, simulation, verification, emulation, static sign-off, and CI/CD.
This is an opportunity to apply strong programming and problem-solving skills to complex CPU development challenges while helping introduce AI-enabled capabilities that improve engineering productivity and efficiency.
What You'll Do
Key responsibilities will include but not limited to:
- Troubleshoot issues across RTL, EDA Frontend tools (VC_SPYGLASS(Lint, CDC and RDC), VCS, VMS) and automation infrastructure, and design environments.
- Develop, deploy, and maintain AI-assisted CAD/EDA automation, tools, and workflows supporting RTL design and verification.
- Build scripts and software solutions that improve RTL build, simulation, verification, emulation, regression, and static sign-off workflows.
- Apply AI/ML and AI-assisted development technologies to improve engineering automation, debugging, and productivity.
- Develop and enhance CI/CD and regression automation for hardware development workflows.
- Analyze workflow and infrastructure data to identify opportunities for improved performance, reliability, and engineering efficiency.
- Partner with engineering and cloud infrastructure teams to improve compute utilization and scalability.
- Collaborate with RTL design, verification, CAD, infrastructure teams, and EDA vendors to resolve technical issues and improve methodologies.
Behavioral traits that we are looking for:
- Technical curiosity: Enjoys learning new technologies and finding better ways to solve engineering challenges.
- Problem solving: Uses structured analysis and sound judgment to troubleshoot complex technical issues.
- Collaboration: Works effectively across design, verification, software, infrastructure, and vendor teams.
- Communication: Clearly communicates technical issues, recommendations, and solutions to different audiences.
- Ownership: Takes responsibility for deliverables and follows issues through resolution.
- Adaptability: Comfortable learning and working across evolving AI, software, and semiconductor design technologies.
Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life.
- See Intel Benefits for more details.
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Note:
For information on Intel’s immigration sponsorship guidelines, please see
Intel U.S. Immigration Sponsorship Information
Minimum Qualifications and Experience:
Bachelor's in Electrical or Computer Engineering or Computer Science + 3+ years of experience, or a Master's in the same field with 1+ years of educational or work experience.
Your experience describe above must be in the following:
- Linux experience with shell scripting.
- Python, Perl, or C/C++ skills
- RTL/Verification CAD tools
- Debugging across RTL, automation flows, and software/tool interactions.
Preferred Qualifications and Experience:
- Troubleshoot EDA tools and design environments
- Experience with major EDA tools (VC_SpyGlass, VCS, Questasim, coverage/low-power tools).
- Experience with CAD/EDA automation (simulation/emulation flows, verification integration, CI/CD).
- Experience with AI Development environments such as GitHub/Copilot, Claude Code, Cursor.
- Experience supporting RTL build and simulation/verification workflows.
- Experience working with EDA vendors (issue triage, features, debugging).
- Multi-domain debugging (RTL, testbench, tools, scripts, infrastructure).
- Cloud compute experience (scaling sim farms, resource optimization).
- DevOps for hardware (regressions, CI/CD, monitoring/alerting).
- Verilog/SystemVerilog.
Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, Texas, AustinAdditional Locations:US, Oregon, HillsboroPosting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Skills Required
- Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science with 3+ years of experience
- Alternatively, a Master's degree in Electrical Engineering, Computer Engineering, or Computer Science with 1+ years of educational or work experience
- Linux experience with shell scripting
- Python, Perl, or C/C++ skills
- Experience with RTL and verification CAD tools
- Debugging experience across RTL, automation flows, and software/tool interactions
- Experience troubleshooting EDA tools and design environments
- Experience with VC SpyGlass, VCS, QuestaSim, coverage, or low-power tools
- Experience with CAD/EDA automation, simulation/emulation flows, verification integration, or CI/CD
- Experience with AI development environments such as GitHub Copilot, Claude Code, or Cursor
- Experience supporting RTL build and simulation/verification workflows
- Experience working with EDA vendors on issue triage, features, and debugging
- Multi-domain debugging across RTL, testbench, tools, scripts, and infrastructure
- Cloud compute experience, including simulation farm scaling or resource optimization
- DevOps experience for hardware, including regressions, CI/CD, monitoring, or alerting
- Verilog/SystemVerilog experience
Intel Compensation & Benefits Highlights
The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Intel and has not been reviewed or approved by Intel.
-
Leave & Time Off Breadth — Sabbaticals and paid time off are highlighted as signature elements, with an established program offering four weeks after four years or eight weeks after seven years. This distinctive time off is positioned as a meaningful part of the overall package.
-
Parental & Family Support — Paid bonding leave of 12 weeks and a New Parent Reintegration program, plus fertility benefits around $40,000 and up to $15,000 adoption reimbursement with no lifetime cap, are clearly stated. These programs are presented as standout components alongside broader family support resources.
-
Healthcare Strength — Multiple medical plan options with 2026 updates, a shift to Spring Health for EAP, and in‑network virtual medical visits covered at 100% beginning in 2026 indicate a comprehensive offering. These features signal an emphasis on robust medical access and mental health support.
Intel Insights
What We Do
Our mission is to shape the future of technology to help create a better future for the entire world, that’s the power of Intel Inside. With more ingenuity and creativity inside, our work is at the heart of countless innovations. From major breakthroughs to things that make everyday life better— they’re all powered by Intel technology. With a career at Intel, you can help make the future more wonderful for everyone.
