Cadence Design Systems

HQ
San Jose
Total Offices: 26
8,216 Total Employees
Year Founded: 1988
View Website

Cadence Design Systems Benefits Overview

Compensation + BenefitsCompany CultureWork-Life Balance + WellbeingCareer Growth + Development

Compensation + Benefits

Offers 401(K)

Offers life insurance

Offers supplemental life insurance

Offers accidental death & dismemberment insurance

Offers disability insurance

Offers charitable contribution matching

Offers occupational accident insurance

Provides adoption assistance

Provides family medical leave

Provides fertility benefits

Offers childcare benefits

Offers generous parental leave

Offers company equity

Offers performance bonuses

Offers employee stock purchase plan

Offers employee discounts

Offers dental insurance

Offers health insurance

Offers mental health benefits

Offers dependent care

Offers Flexible Spending Account (FSA)

Offers vision insurance

Offers Health Savings Account (HSA)

Company Culture

Provides commuter benefits

Offers travel concierge services

Provides a mobile phone discount

Offers legal assistance

Utilizes a flexible work schedule

Offers a remote work program

Offers diversity-based Employee Resource Groups

Work-Life Balance + Wellbeing

Offers company-sponsored outings

Offers gym membership

Offers an Employee Assistance Program (EAP)

Offers generous PTO

Provides paid holidays

Provides bereavement leave

Offers unpaid extended leave

Offers paid volunteer time

Provides paid sick days

Provides military leave

Career Growth + Development

Provides customized development tracks

Job training & conferences

Provides tuition assistance

Recently posted jobs

See all jobs at Cadence Design Systems
Cadence Design Systems Logo
Cadence Design Systems

Design Engineer II

YesterdaySaved
In-Office
Nanjing, Jiangsu, CHN
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develops frontend RTL and advanced physical IP for high-performance consumer PHYs and serial interface standards. Responsibilities include RTL implementation, low-power design, synthesis constraints, DFT, verification strategy, FPGA/Palladium testing, and cross-functional collaboration across analog, layout, backend, firmware, validation, and product engineering teams. The role also supports IP integration, QA, customer releases, and pre- and post-silicon applications.
Cadence Design Systems Logo
Cadence Design Systems

Lead Design Engineer

YesterdaySaved
In-Office
Nanjing, Jiangsu, CHN
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Lead frontend ASIC design for advanced physical IP, driving architecture, microarchitecture, and RTL implementation for high-performance serial-interface PHYs. Responsibilities include synthesis, constraints, power management, DFT, low-power design, verification strategy, FPGA/Palladium testing, and collaboration with analog, layout, backend, firmware, validation, and global product teams. The role also supports IP integration, QA, customer releases, and pre- and post-silicon applications.
Cadence Design Systems Logo
Cadence Design Systems

Lead Technical Communications Engineer

YesterdaySaved
In-Office
Shanghai, Shanghai Municipality, Shanghai, CHN
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop customer-facing product documentation, including user guides, reference manuals, integration guides, and quick-start guides. Collaborate with engineering and customer support teams to gather information and ensure documentation is accurate, complete, and readable. Use AI-powered documentation agents and configurable workflows to generate, quality-assure, and deliver documents on schedule.
see all jobs at Cadence Design Systems