The Role
Leads ASIC physical design activities for advanced-node silicon products, including floorplanning, placement, routing, clock tree synthesis, timing and signal-integrity closure, physical verification, ECOs, and IR-drop analysis. Provides technical guidance and mentoring, leads physical design engineers, owns block closure, interfaces with front-end ASIC teams, and applies low-power techniques such as voltage islands, power gating, and substrate biasing. Requires expertise with Cadence or Synopsys tools, PrimeTime, Perl, and Tcl.
Summary Generated by Built In
Company Description:
MosChip® Technologies is a publicly traded company with expertise in SILICON | PRODUCT | AI/ML Engineering solutions. The company has 1250+ engineers located in Silicon Valley-USA and India. MosChip® offers end-to-end silicon design, verification, systems, software, and device engineering solutions, including AI/ML solution design and test automation.
Role Description:
This is a full-time on-site role for a Senior Lead Physical Design Engineer based in Hyderabad. The Senior Physical Design Engineer will be responsible for tasks related to physical design, physical verification, logic design, circuit design, and RTL design in the development of silicon products.
Qualifications:
- He/She should be able to do block level PNR including PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks.
- Minimum of 12-15 years of experience in physical design.
- He/She should have worked on 7nm or lower node designs with adv low power techniques such as Voltage Islands, Power Gating and substrate-bias.
- Provide technical guidance, mentoring to physical design engineers.
- Lead a team of Physical design engineers and be responsible for their blocks’ closure
- Interface with front-end ASIC teams to resolve issues.
- Low Power Design - Voltage Islands, Power Gating, Substrate-bias techniques.
- Expertise in Timing closure on high speed interfaces is a plus
- Excellent communication skills.
- Strong Back ground of ASIC Physical Design: Floor planning, P&R, extraction, IR Drop Analysis, Timing and Signal Integrity closure.
- Extensive experience and detailed knowledge in Cadence or Synopsys.
- Expertise in scripting languages such as PERL, TCL.
- Strong Physical Verification skill set.
- Static Timing Analysis in Primetime or Primetime-SI.
- Good written and oral communication skills. Ability to clearly document plans.
- Ability to interface with different teams and prioritize work based on project needs.
Skills Required
- 12-15 years of experience in physical design
- Block-level PNR experience, including power-grid planning, partitioning, placement, scan-chain reordering, clock-tree synthesis, timing optimization, signal-integrity-aware routing, timing closure, and ECOs
- Experience with 7nm or smaller process-node designs
- Experience with low-power techniques including voltage islands, power gating, and substrate biasing
- Ability to provide technical guidance and mentorship to physical design engineers
- Experience leading physical design engineers and owning block closure
- Ability to interface with front-end ASIC teams
- Strong ASIC physical design background in floorplanning, place and route, extraction, IR-drop analysis, timing closure, and signal-integrity closure
- Extensive experience with Cadence or Synopsys tools
- Scripting experience with Perl and Tcl
- Strong physical verification skills, including DRC, LVS, and antenna checks
- Static timing analysis experience with PrimeTime or PrimeTime-SI
- Excellent written and oral communication skills
- Ability to document plans clearly and prioritize work based on project needs
- Timing-closure expertise on high-speed interfaces
Am I A Good Fit?
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.
Success! Refresh the page to see how your skills align with this role.
The Company
What We Do
Established in 1999, MosChip is the first fabless semiconductor company publicly traded in India with approximately 20 years of experience. MosChip is a semiconductor and system design company with a focus on turnkey ASICs, mixed signal IP and semiconductor, product engineering and IoT solutions catering to aerospace and defense, consumer electronics, automotive, medical and networking and telecommunications. Over the past two decades, MosChip has developed and shipped millions of ASIC connectivity ICs. MosChip’ s IoT solutions like smart lighting, smart metering and asset tracking are successfully deployed in volume.
